i.MX RT1160 Crossover MCU Dual-Core Arm® Cortex®-M7 and Cortex-M4

Roll over image to zoom in

Block Diagram

i.MX RT1160 Crossover MCU

i.MX RT1160 Crossover MCU

Features

Cortex-M33 Core Running at a Frequency of up to 275 MHz

  • Arm TrustZone® for asset protection
  • Cortex-M33 built-in memory protection unit (MPU) supporting eight regions
  • Two coprocessors for the Cortex-M33
    • PowerQuad hardware accelerator for (fixed and floating point unit) DSP functions
    • CASPER crypto coprocessor to enable hardware acceleration for various functions required for certain asymmetric cryptographic algorithms

Highly Optimized Cadence® Tensilica® Fusion F1 DSP Processor Core Running at Frequencies of up to 275 MHz

  • Hardware floating point unit; single-precision IEEE floating point MAC per cycle

Software and Tools

On-Chip Memory

  • Up to 5 MB of system SRAM accessible by both CPUs and all DMA engines
  • 2 x 32 kB FlexSPI cache

Graphics

  • 2D GPU with vector graphics acceleration
  • CSI 8/10/16-bit parallel (FlexIO)
  • LCD 8/10/16/18/24-bit parallel (FlexIO)
  • LCD Interface + MIPI DSI

Digital Peripherals

  • Two DMA engines, each with 32 channels
  • Quad/Octal SPI Flash with a dynamic description
  • Two SD/eMMC memory card interfaces—one supporting eMMC 5.0 with HS400/DDR operation
  • USB high-speed host/device controller with on-chip PHY
  • Up to 12 configurable universal serial interface modules (FlexComm interfaces) configurable as SPI/I2C/I2S/UART
  • One high-speed SPI interface supporting 50 MHz operation
  • Two I3C bus interfaces
  • A digital microphone interface supporting up to 8 channels

Features

Cortex-M33 Core Running at a Frequency of up to 275 MHz

  • Arm TrustZone® for asset protection
  • Cortex-M33 built-in memory protection unit (MPU) supporting eight regions
  • Two coprocessors for the Cortex-M33
    • PowerQuad hardware accelerator for (fixed and floating point unit) DSP functions
    • CASPER crypto coprocessor to enable hardware acceleration for various functions required for certain asymmetric cryptographic algorithms

Highly Optimized Cadence® Tensilica® Fusion F1 DSP Processor Core Running at Frequencies of up to 275 MHz

  • Hardware floating point unit; single-precision IEEE floating point MAC per cycle

Software and Tools

  • MCUXpresso ecosystem support
    • Selection of IDE choices
    • Pin, clock, peripheral, security and memory Config tools
    • Security programming and provisioning tools
    • Software Development Kit
  • Zephyr RTOS support

On-Chip Memory

  • Up to 5 MB of system SRAM accessible by both CPUs and all DMA engines
  • 2 x 32 kB FlexSPI cache

Graphics

  • 2D GPU with vector graphics acceleration
  • CSI 8/10/16-bit parallel (FlexIO)
  • LCD 8/10/16/18/24-bit parallel (FlexIO)
  • LCD Interface + MIPI DSI

Digital Peripherals

  • Two DMA engines, each with 32 channels
  • Quad/Octal SPI Flash with a dynamic description
  • Two SD/eMMC memory card interfaces—one supporting eMMC 5.0 with HS400/DDR operation
  • USB high-speed host/device controller with on-chip PHY
  • Up to 12 configurable universal serial interface modules (FlexComm interfaces) configurable as SPI/I2C/I2S/UART
  • One high-speed SPI interface supporting 50 MHz operation
  • Two I3C bus interfaces
  • A digital microphone interface supporting up to 8 channels

Security Features

  • Secure isolation: secure execution environment through Arm® TrustZone® technology for ARMv8-M, symmetric key isolation through hardware engines
  • Secure boot supports implemented in boot ROM, providing immutable root of trust
  • Secure storage: physically unclonable function (PUF) based key store, on-the-fly AES decryption (OTFAD) of off-chip flash for code storage
  • Secure debug: certificate-based debug authentication mechanism
  • Secure update supports firmware update with authenticity (RSA signed) and confidentiality (AES-CTR encrypted) protection
  • Hardware cryptography accelerators:
    • Symmetric cryptography (AES) with 256-bit key strength
    • Asymmetric cryptography acceleration
    • TRNG with 256-bit entropy
    • Hash engine with SHA-256 and SHA-1
  • Secure identity: 128-bit universal unique identifier (UUID) and 256-bit compound device identifier (CDI)
  • A member of the EdgeLock Assurance program, providing on-chip security capabilities.

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-10 of 103 documents

Compact List

Application Note (64)
Application Note Software (28)
Brochure (1)
Data Sheet (3)
Errata (1)
Reference Manual (2)
Supporting Information (1)
Technical Notes (1)
User Guide (1)
User Manual (1)

Design Files

Quick reference to our design files types.

4 design files

Hardware

Quick reference to our board types.

1-5 of 12 hardware offerings

Show All

Software

Quick reference to our software types.

1-5 of 21 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

3 engineering services

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

1 trainings

Support

What do you need help with?