Rev. 0 — 03/2021

Application Note

Introduction.....1

components.....1

Low-power modes.....2

Peripherals settings......6

configuration.....28

Setpoint and CPU mode transition

Clock and power architecture

Creating low-power mode

1 Introduction

This document describes the i.MX RT1170 power architecture design, clock architecture, and how the low-power modes can be used and configured. i.MX RT1170 introduces a completely new low-power architecture design when compared to the previous <u>i.MX RT10xx devices</u>.

2 Clock and power architecture components

Centralized clock generation, power generation, and distribution are

implemented by the blocks listed in Table 1. All these blocks are interconnected into a functional unit which provides enhanced possibilities of configuration and allows to implement the low power according to the application requirements. i.MX RT1170 introduces new power and clock architecture design, which is not backwards compatible with previous i.MX RT10xx family MCUs.

Contents

1

2

3

4

5

6

Table 1. Clock and power architecture components

IP module	Description
Crystal OSC (XTALOSC)	The XTALOSC controls the 24-MHz and 32-kHz oscillators. The 24-MHz crystal oscillator is the primary clock source for all of the PLLs and clock generation for the CPU and high-speed interfaces. The 32-kHz crystal oscillator is the primary clock source for the RTC as well as the low-speed clock source for CCM/SRC/GPC. See the Crystal Oscillator (XTALOSC) chapter for details on the XTALOSC block.
Clock Control Module (CCM)	The CCM module provides control for the clock generation, division, distribution, synchronization, and coarse-level gating. The CCM contains also the PLLs and PFDs block, the Clock Root blocks and the Low Peripheral Clock Gating (LPCG) blocks. The PLLs and their associated PFDs generate the clocks with various frequencies required to feed the CCM clock generator that supplies the different functional blocks. The LPCG distributes the clocks to all blocks in the SoC and handles the automated clock gating and the block level software-controllable clock gating.
General Power Controller (GPC)	The GPC module controls the power state of the whole chip. The GPC handles the power gating under low-power modes and manages the power-up/power-down sequences.
Power Management Unit (PMU)	The PMU module generates internal power supplies distributed to the entire chip. It controls internal LDOs and body bias options.
Power Gating and Memory Controller (PGMC)	The PGMC module controls the power gating of each power domain and the power state of internal memories.



IP module	Description
DCDC Converter (DCDC)	The DCDC is a synchronous buck-mode DC-DC converter with two outputs. The DCDC is used to generate the power supply for the whole chip logic.
System Reset Controller (SRC)	The SRC module generates the reset signals for all modules in the entire chip. The SRC appropriately asserts the reset signals for the power transitions, entry, and exit.
State Save and Restore Controller (SSARC)	The SSARC saves the registers of functional modules in memory before power down and restores the registers from memory after the module is powered up.

Table 1. Clock and power architecture components (continued)

3 Low-power modes

As mentioned in the previous chapter, i.MX RT1170 provides new power and clock architecture design. Compared to the previous i.MX RT10xx family MCUs, the i.MX RT1170 power and clock state can be controlled by software, hardware, or combination of both ways.

Each module can be controlled by software or hardware. For most of the modules, a combination of hardware and software control is allowed (PGMC, SRC, CCM and PMU). The rest of the modules allows exclusive control by software or hardware (DCDC). More details are provided later on in this document. See Table 2 for the control options summary. Figure 2 shows the entire control interconnection.

Table 2.	Hardware/Software	control options	overview
	i la analo, oonthalo	oona or opaone	010111011

Module		Hardware control mode				Software control mode
	Module functionality	CPU mode control CM7 domain	CPU mode control CM4 domain	Setpoint mode control	Standby mode control	
	Enable/Disable			\checkmark		\checkmark
Depe	RUN/Low Power mode			\checkmark	\checkmark	\checkmark
DCDC	Analog output voltage			\checkmark		\checkmark
	Digital output voltage			\checkmark		\checkmark
PGMC	Power domain enable/disable	\checkmark	\checkmark	\checkmark		\checkmark
FGMC	Memory low- power level	\checkmark	\checkmark	\checkmark		\checkmark
SRC	Slice reset enable/disable	\checkmark	\checkmark	\checkmark		\checkmark
ССМ	Clock sources (PLLs and oscillators)	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

		Hardware control mode				Software control mode
Module	Module functionality	CPU mode control CM7 domain	CPU mode control CM4 domain	Setpoint mode control	Standby mode control	
	Clock roots			√ (not all of them)		\checkmark
	LPCGs	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
PMU	Body bias			\checkmark	\checkmark	\checkmark
PMU	Internal LDOs			\checkmark	\checkmark	\checkmark


Table 2. Hardware/Software control options overview (continued)

3.1 Software control mode

When the software control mode is selected for the appropriate module, the application code becomes responsible for the module settings and module behavior. The application code must follow all the recommendations, such as the power-up and power-down sequences, PLL enable sequences, and so on. When any changes of the clock or power settings are requested, the application code must check if the planned change is valid and ensure that all the changes are executed in a correct order. Otherwise, the chip behavior can be unpredictable or unstable. The software control is the default control mode of all modules.

3.2 Hardware control mode

When the hardware control mode is selected, the application code determines the hardware control mechanism used for each resource. i.MX RT1170 allows to control the resources (modules) via the CPU mode control, Setpoint mode control, or Standby mode control. The final power mode of the whole MCU is defined by the state of the CPUs (Run, Wait, Stop, or Suspend), preconfigured setpoint (16 setpoints are available), and enabled or disabled Standby mode.



The advantages of the hardware control mode are that the General Power Controller (GPC) takes responsibility for correct power-up and power-down sequences, setpoints transition sequences, and so on. Even in the hardware control mode, incorrect settings can be created, but the chip hardware can check most of the consequences and it does not allow the mode transition into an invalid configuration.

3.2.1 CPU Mode Control (CMC)

i.MX RT1170 contains two CPU platforms: the Cortex-M7 CPU platform and the Cortex-M4 CPU platform. In case of a single-core variant, only the Cortex-M7 CPU platform is available. Both CPU platforms support four CPU modes: Run, Wait, Stop, and Suspend. When the CPU mode control is used for resource control, the resource state is determined by the CPU mode.

The CPU mode transition happens when one of the following events occurs:

- Sleep event: the CPU enters the sleep state with the WFI/WFE instruction
- Wakeup event: an unmasked IRQ wakeup


Both CPU platforms can be in the same CPU mode or in a different CPU mode at the same time. For example, the CM7 CPU platform is in the Run mode, whereas the CM4 CPU platform is in the Stop mode at the same time. All the combinations are allowed, but not all of them can be used in applications. Table 2 shows which resources (modules) can be controlled by the CPU platforms. All the resources that allow the CPU mode control can be controlled by a CPU platform (private resource) or by both CPU platforms together (shared resource). For more details, see section 14.3.4, Power modes in the Reference Manual.


3.2.2 Setpoint mode control (SPC)

i.MX RT1170 supports 16 setpoints. Setpoints are implemented to control the power state of public resources (resources which are not owned and controlled by a CPU platform). Table 2 lists the resources that can be controlled by setpoints. For more information about setpoint transitions triggers, see sections 19.3.2 Setpoint Control (SPC) and 19.3.3 System Setpoint management in the Reference Manual.

3.2.3 Standby mode control (SBC)

The Standby mode control is a low-power mode that has distinguishing settings outside of the CPU mode control and Setpoint mode control. The System Standby mode can be entered when the CPU enters the Wait, Stop, or Suspend mode and only when both CPU platforms send a standby request. The Standby mode control is not supported by all modules. See Table 2 for the list of the supported modules.





4 Peripherals settings

4.1 DCDC settings

The DCDC converter is controlled via software by default. The default DCDC settings are in chapter 21, DCDC Converter in the Reference Manual.

Table 3 shows all the DCDC features which can be controlled by hardware (Setpoint mode control and Standby mode control) and which are related to low-power modes. To enable the hardware control mode, set CTRL0 [CONTROL_MODE] = 1. When the hardware control is enabled, the DCDC parameters are set according to the selected setpoint and the System Standby mode (enabled or disabled).

The Setpoint mode control and the Standby mode control settings are saved in the registers listed in Table 4. Table 4 also lists the registers related to the software control mode.

Table 3. DCDC general control settings

Functionality	Setpoint mode control	Standby mode control	Software control mode
Enable DCDC output	\checkmark		\checkmark
Enable DCDC_DIG output	\checkmark		\checkmark
Low-power mode/high-power mode	\checkmark	\checkmark	\checkmark
VDD 1.8 V Run mode	\checkmark		\checkmark
VDD 1.0 V Run mode	\checkmark		\checkmark
VDD 1.8 V Low power mode	\checkmark	\checkmark	\checkmark
VDD 1.0 V Low power mode	\checkmark	\checkmark	\checkmark

Table 4. DCDC control settings configuration registers

	Hardware con	Software control mode	
CTRL0 [CONTROL_MODE]	1		0
Settings	SPC setpoint control	SBC standby control	
Enable DCDC output	REG4 [EANBLE_SP]		CTRL0 [ENABLE]
Enable DCDC_DIG output	REG5 [EANBLE_SP]		CTRL0 [DIG_EN]
Low-power mode/Run mode	REG6 [EANBLE_SP]	REG7P [STBY_LP_MODE_SP]	CTRL0 [LP_MODE_EN]
VDD 1.8 V Run mode target voltage	REG8-11 [ANA_TRG_SP_N]		CTRL1 [VDD1P8CTRL_TRG]
VDD 1.0 V Run mode target voltage	REG12-15 [DIG_TRG_SP_N]		CTRL1 [VDD1P0CTRL_TRG]
VDD 1.8 V Low power mode target voltage	REG16-19 [ANA_STBY_TRG_SP_N]		CTRL1 [VDD1P8CTRL_STBY_TR G]
VDD 1.0 V Low power mode target voltage	REG20-23 [DIG_STBY_TRG_SP_N]		CTRL1 [VDD1P0CTRL_STBY_TR G]

4.2 Power Gating and Memory Controller (PGMC) settings

The PGMC consists of three submodules which control each power domain. These submodules are the Basic Power Controller (BPC), CPU Power Controller (CPC), and PMIC Power Controller (PPC). Table 5 shows the general PGMC control options. See the Reference Manual chapter 20 PGMC for more information about domain assignment.

Table 5.	PGMC	general	control	settings
----------	------	---------	---------	----------

	CPU mode control CM7 domain	CPU mode control CM4 domain	Setpoint mode control	Standby mode control	Software control mode
BPC0 - MEGAMIX	\checkmark	\checkmark	\checkmark		\checkmark
BPC1 - DISPLAYMIX	\checkmark	\checkmark	\checkmark		\checkmark
BPC2 - WAKEUPMIX	\checkmark	\checkmark	\checkmark		\checkmark
BPC3 - LPRSMIX	\checkmark	\checkmark	\checkmark		\checkmark
BPC4 - MIPIPHY	\checkmark	\checkmark	\checkmark		\checkmark
CPC0 - CM7 core platform	\checkmark		$\sqrt{(MLPL only)}$		\checkmark
CPC1 - CM4 core platform		\checkmark	$\sqrt{(MLPL only)}$		\checkmark
PPC0 - PMIC control			\checkmark	\checkmark	\checkmark

4.2.1 Basic Power Controller (BPC)

The BPC controls power domains using a simple isolation and power switch (MEGAMIX, DISPLAYMIX, WAKEUPMIX, LPSRMIX, and MIPIPHY).

The BPC can turn on or shut down the power supply of the domain.

The BPC submodules use the BPC_MODE [CTRL_MODE] register to select which control settings are applied. Every BPC instance can have different control settings. See Table 5 for the control options list.

If BPC_MODE [CTRL_MODE] = 0x1, then the

BPC_POWER_CTRL[PWR_OFF_AT_WAIT], BPC_POWER_CTRL[PWR_OFF_AT_STOP], and BPC_POWER_CTRL[PWR_OFF_SUSPEND] fields determine the CPU mode in which the power domain is powered off. The BPC_MODE [DOMAIN_ASSIGN] field selects which CPU mode control is used. Use Domain 0 to select the CM7 domain and Domain 1 to select the CM4 domain.

If BPC_MODE[CTRL_MODE] = 0x2, then the BPC_POWER_CTRL[PWR_OFF_AT_SP] field determines the setpoints in which the power domain is powered off.

Table 6. BPC control settings config registers

	Software control	CPU mode control		Setpoint mode control
BPC_MODE [CTRL_MODE]	0	1		2
		CM7 domain	CM4 domain	
BPC_MODE [DOMAIN_ASSIGN]		0	1	
BPC_POWER_CTRL[PSW_ON_SOFT]	\checkmark			
BPC_POWER_CTRL[PSW_OFF_SOFT]	\checkmark			

Table 6. BPC control settings config registers (continued)

	Software control	CPU mode control		Setpoint mode control
BPC_POWER_CTRL[PWR_OFF_AT_WAIT]		\checkmark	\checkmark	
BPC_POWER_CTRL[PWR_OFF_AT_STOP]		\checkmark	\checkmark	
BPC_POWER_CTRL[PWR_OFF_AT_SUSPEND]		\checkmark	\checkmark	
BPC_POWER_CTRL[PWR_OFF_AT_SP]				\checkmark

The MEGAMIX and DISPLAYMIX power domains are connected to VDD_SOC_IN via a power switch and they can be power gated separately, even if VDD_SOC_IN is enabled.

The WAKEUPMIX power domain is connected directly to VDD_SOC_IN and can be power gated only if VDD_SOC_IN is disabled (DCDC_DIG is disabled).

The LPSRMIX is always on the power domain that can be power gated only if the SNVS low-power mode is used. The SNVS low-power mode is not described in this document. Figure 3 shows the power architecture scheme.

4.2.2 CPU Power Controller (CPC)

The CPC controls the CPU platforms with complex power domain and sequence requirements (CM7 platform and CM4 platform).

The CPC submodules can turn on or shut down the power supply of the CM7 platform and CM4 platform and they allow to set the cache and TCM memory power level independently of the entire platform. See SW M7-0, 1 and SW LPSR-0, 1 in Figure 3.

For the CM7 platform and CM4 platform control settings, the CPC_CORE_MODE [CTRL_MODE] register is used to select the control settings to apply. Every CPC instance can use different core settings. See Table 7 for control options.

If CPC_CORE_MODE [CTRL_MODE] = 0x1, then the CPC_CORE_POWER_CTRL [PWR_OFF_AT_WAIT], CPC_CORE_POWER_CTRL [PWR_OFF_AT_STOP], and

CPC_CORE_POWER_CTRL [PWR_OFF_SUSPEND] fields set the CPU mode in which the power domain is powered off.

Table 7. CPC platform control setting configuration registers

	Software control mode	CPU mode control	
CPC Core Mode [CTRL_MODE]	0	1	
		CMC0 – CM7 core	CMC1 – CM4 core
CPC_CORE_POWER_CTRL[PSW_ON_SOFT]	\checkmark		
CPC_CORE_POWER_CTRL[PSW_OFF_SOFT]	\checkmark		
CPC_CORE_POWER_CTRL[PWR_OFF_AT_W AIT]		\checkmark	\checkmark
CPC_CORE_POWER_CTRL[PWR_OFF_AT_ST OP]		\checkmark	\checkmark
CPC_CORE_POWER_CTRL[PWR_OFF_AT_S USPEND]		\checkmark	\checkmark

For the cache and TCM memories power level, the CPC_LMEM_MODE [CTRL_MODE] register is used to select which control method is used. Each CPC instance can use different cache and TCM memory control settings. See Table 8 for the control options list.

If CPC_LMEM_MODE [CTRL_MODE] = 0x1, then the CPC_LMEM_CM_CTRL [MLPL_AT_RUN],CPC_LMEM_CM_CTRL [MLPL_AT_WAIT],CPC_LMEM_CM_CTRL [MLPL_AT_STOP], and

CPC_LMEM_CM_CTRL [MLPL_AT_SUSPEND] fields set which memory low-power level option is selected in which CPU mode.

If CPC_LMEM_MODE [CTRL_MODE] = 0x2, then CPC_LMEM_SP0 and CPC_LMEM_SP1 set the memory low-power level option for the defined setpoint.

Table 8.	CPC cache and	TCM control sett	ting configuration registers	s
----------	---------------	------------------	------------------------------	---

	Software control mode	CPU mode	Setpoint mode control	
CPC_LMEM_MODE [CTRL_MODE]	0	1		2
		CMC0 - CM7 cache and TCM	CMC1 - CM4 cache and TCM	
CPC_LMEM_CM_CTRL [MLPL_SOFT]	\checkmark			
CPC_LMEM_CM_CTRL [MLPL_AT_RUN]		\checkmark	\checkmark	
CPC_LMEM_CM_CTRL [MLPL_AT_WAIT]		\checkmark	\checkmark	
CPC_LMEM_CM_CTRL [MLPL_AT_STOP]		\checkmark	\checkmark	
CPC_LMEM_CM_CTRL [MLPL_AT_SUSPEND]		\checkmark	\checkmark	
CPC_LMEM_SP_CTRL_0				\checkmark
CPC_LMEM_SP_CTRL_1				\checkmark

NOTE

The cache memory for the CM4 core is always powered on and it is not possible to power off the memory via MLPL settings.

NOTE

The power level of the cache memory and the TCM memory on the CM7 core cannot be controlled separately. The CPC_LMEM_CM_CTRL or CPC_LMEM_SP_CTRL0/1 registers are used to control both memories together.

For detailed memory low-power level settings, see chapter 20.3.5 Memory Low Power Level in the Reference Manual.

4.2.3 PMIC Power Controller (PPC)

The PPC controls the PMIC standby mode outside of the chip. When the system is in the standby mode, the PPC can send the PMIC_STBY_REQ to the external PMIC, thus enabling the PMIC to provide a standby voltage. See Table 9 for the PPC control option.

Table 9. PPC control settings config registers

	Software control mode	Setpoint mode control	Standby mode control
PPC_MODE [CTRL_MODE]	0	2	Used when the System Standby is enabled and Setpoint mode control is selected
PPC_STBY_CM_CTRL [STBY_OFF_SOFT]	\checkmark		
PPC_STBY_CM_CTRL [STBY_ON_SOFT]	\checkmark		
PPC_STBY_SP_CTRL [STBY_ON_AT_SP_ACTIVE]		\checkmark	
PPC_STBY_SP_CTRL [STBY_ON_AT_SP_SLEEP]			\checkmark

4.3 Clock Control Module (CCM) settings

The CCM manages the on-chip module clocks. This module allows to set the control for the clock sources (OSCPLL), clock roots, module clocks (LPCG), and clock groups. Table 10 shows general CCM control options. For detailed information about the CCM, see the Reference Manual chapter 15 CCM. Detailed control options are discussed later on in this Application note.

	CPU mode control CM7 domain	CPU mode control CM4 domain	Setpoint mode control	Standby mode control	Software control mode
Clock sources (OSCPLLs)	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Clock roots			\checkmark		\checkmark
Module clocks (LPCGs)	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Clock groups			\checkmark		\checkmark

Table 10. CCM general control settings

4.3.1 Module clocks (LPCGs)

The module clocks (LPCGs) support four types of control: unassigned mode, domain mode, CPU low-power mode, and setpoint mode.

These types are not directly distinguished into the hardware control mode and the software control mode, but the unassigned mode is considered as software control mode and the CPU low-power mode and the setpoint mode are considered as hardware control modes.

The domain control mode is not described in this document, because this mode is not directly related to low-power modes. For more information about the domain control mode, see chapter 15.5.1.2, Domain mode in the Reference Manual. See Table 11 for the LPCG control options.

Table 11.	LPCGs contro	l settings	config	registers
-----------	--------------	------------	--------	-----------

	Software control mode (unassigned mode)	CPU mode control		Setpoint mode control	Standby mode control
LPCG0_DIRECT - LPCG137_DIRECT [ON]	x				Used when the system standby is enabled
		CM7 domain	CM4 domain		
LPCG0_AUTHEN - LPCG137_AUTHEN [CPULPM]		\checkmark	~		
LPCG0_AUTHEN - LPCG137_AUTHEN [WHITE_LIST]		\checkmark	\checkmark		
LPCG0_DOMAIN - LPCG137_DOMAIN [LEVEL]		\checkmark	\checkmark		
LPCG0_DOMAIN - LPCG137_DOMAIN [LEVEL0]		\checkmark			
LPCG0_DOMAIN - LPCG137_DOMAIN [LEVEL1]			\checkmark		
LPCG0_AUTHEN - LPCG137_AUTHEN [SETPOINT_MODE]				\checkmark	
LPCG2_SETPOINT - LPCG12_SETPOINT [SETPOINT]				\checkmark	
LPCG2_SETPOINT - LPCG12_SETPOINT [STANDBY]					\checkmark
LPCG14_SETPOINT - LPCG19_SETPOINT [SETPOINT]				\checkmark	
LPCG14_SETPOINT - LPCG19_SETPOINT [STANDBY]					\checkmark
LPCG24_SETPOINT - LPCG40_SETPOINT [SETPOINT]				\checkmark	

Table 11. LPCGs control settings config registers (continued)	Table 11. LPCGs co	ntrol settings config	g registers (continued	I)
---	--------------------	-----------------------	------------------------	----

	Software control mode (unassigned mode)	CPU mode control		Setpoint mode control	Standby mode control
LPCG24_SETPOINT - LPCG40_SETPOINT [STANDBY]					\checkmark
LPCG43_SETPOINT - LPCG48_SETPOINT [SETPOINT]				\checkmark	
LPCG43_SETPOINT - LPCG48_SETPOINT [STANDBY]					\checkmark

4.3.1.1 Unassigned mode

This is the LPCG default mode. After reset, all module clocks are in the unassigned mode. In this mode, the LPCG0_DIRECT – LPCG137_DIRECT [ON] fields are used for control, if the corresponding module clock is enabled or disabled.

4.3.1.2 CPU Low-Power Mode (CPULPM)

This mode controls the LPCG using the CM7 and CM4 platforms' status. Before the CPULPM mode is selected, it is recommended to set the LPCG0_DOMAIN - LPCG137_DOMAIN [LEVELn] fields. These fields determine if module clock is enabled or disabled according to the CPU status.

The LPCG0_AUTHEN - LPCG137_AUTHEN [CPULPM] fields enable the CPU low-power mode for the appropriate module clock. The LPCG0_AUTHEN - LPCG137_AUTHEN [WHITE_LIST] fields determine which domain is the owner of the module clock. None, one, or more domains can be module clock owners. These two bitfields must be set in one step.

The LPCG0_DOMAIN - LPCG137_DOMAIN [LEVELn] fields and the LPCG0_AUTHEN - LPCG137_AUTHEN [WHITE_LIST] fields determine whether the module clock is enabled or disabled.

If only one domain is the module clock owner, the appropriate LPCG0_DOMAIN - LPCG137_DOMAIN [LEVELn] fields are used to determine if the corresponding module clock is enabled or disabled in the selected CPU mode. If the module clock is shared between multiple domains, the LPCG0_DOMAIN - LPCG137_DOMAIN [LEVELn] fields of all domain owners are used to determine whether the module clock is enabled or disabled. Table 12 shows three configuration examples. Bear in mind the complexity and possibilities of many configuration options.

	CM7 status (DOMAIN0)	CM4 status (DOMAIN1)	CM7 status (DOMAIN0)	CM4 status (DOMAIN1)	CM7 status (DOMAIN0)	CM4 status (DOMAIN1)
	RUN	RUN	RUN	STOP	RUN	STOP
LPCGn_AUTHEN - [WHITE_LIST]	1 (own by CM7)		2 (own by CM4)		3 (own by CM7 and CM4)	
LPCGn_DOMAIN - [LEVEL0] DOMAIN0	1 (enable in RUN mode)		1 (enable in RUN mode)		1 (enable in RUN mode)	

Table 12. Module clocks configuration examples

LPCGn_DOMAIN - [LEVEL1] DOMAIN1 clock settings	1 (enable in RUN mode)	1 (enable in RUN mode)	0 (always disable)
Resulting module n clock enable/disable	Enable - Module clock is owned by CM7 core which is in RUN mode, so per LEVEL0 configuration the clock is enabled.	Disable - – Module clock is owned by CM4 core which is in STOP mode, so per LEVEL1 configuration the clock is disabled	Enable - Module clock is owned by both cores. CM7 is in the "highest" modes, so per LEVEL0 configuration the clock is enabled.

Table 12. Module clocks configuration examples (continued)

4.3.1.3 Setpoint mode

The setpoint mode controls the LPCG using the selected setpoint. Not all LPCGs support the setpoint mode control. The supported LPCGs are LPCG2 – LPCG12, LPCG14 – LPCG19, LPCG24 – LPCG40, and LPCG43 – LPCG48.

The LPCG0_AUTHEN - LPCG137_AUTHEN [SETPOINT_MODE] fields enable the setpoint mode for the appropriate module clock. The LPCG2_SETPOINT - LPCG48_SETPOINT [SETPOINT] fields determine in which setpoint is the module clock enabled or disabled.

The module clocks that support the setpoint mode can be also controlled by the system standby when the setpoint mode is selected. The LPCG2_SETPOINT - LPCG48_SETPOINT [STANDBY] fields determine whether the module clock is enabled or disabled when the system enters the standby mode.

4.3.2 Clock sources (OSCPLLs)

The clock sources (OSCPLLs) support four types of control: unassigned mode, domain mode, CPU low-power mode, and setpoint mode.

The OSCPLLs distinguish between the hardware control mode and the software control mode. These modes can be switched using the CTRL registers listed in Table 13. When the software control mode is selected, the clock sources are controlled by the CCM PLL registers and the XTALOSC registers. The settings in the OSCPLL_0 – OSCPLL_28 registers do not have any effect.

The domain mode control is not described in this application note, because this mode is not related to low-power modes. For more information about the domain mode, see chapter 15.5.1.2 Domain mode in the Reference Manual. See Table 13 for the OSCPLL control possibilities.



	Software control mode	Hardware control mode					
		Unassigned mode	CPU mode control	Setpoint mode control	Standby mode control		
ARM_PLL_CTRL [ARM_PLL_CONTROL_MODE]	0	1					
SYS_PLL1_CTRL [SYS_PLL1_CONTROL_MODE]	0	1					

Table 13. OSCPLLs control settings config registers (continued)

		-				
SYS_PLL2_CTRL [SYS_PLL2_CONTROL_MODE]	0			1		
SYS_PLL3_CTRL [SYS_PLL3_CONTROL_MODE]	0	1				
PLL_AUDIO_CTRL [PLL_AUDIO_CONTROL_MODE]	0	1				
PLL_VIDEO_CTRL [PLL_VIDEO_CONTROL_MODE]	0	1				
OSC_400M_CTRL1 [RC_400M_CONTROL_MODE]	0			1		
OSC_48M_CTRL [RC_48M_CONTROL_MODE]	0			1		
OSC_48M_CTRL [RC_48M_DIV2_CONTROL_MODE]	0	1				
OSC_16M_CTRL [RC_16M_CONTROL_MODE]	0	1				
OSC_24M_CTRL [OSC_24M_CONTROL_MODE]	0		1	1	1	1
OSCPLL0_DIRECT - OSCPLL28_DIRECT [ON]		\checkmark				
			CM7 domain	CM4 domain		
OSCPLL0_AUTHEN - OSCPLL28_AUTHEN [CPULPM]			~	\checkmark		
OSCPLL0_AUTHEN - OSCPLL28_AUTHEN [WHITE_LIST]			~	\checkmark		
OSCPLL0_DOMAIN - OSCPLL28_DOMAIN [LEVEL]			~	\checkmark		
OSCPLL0_DOMAIN - OSCPLL28_DOMAIN [LEVEL0]			~			
OSCPLL0_DOMAIN - OSCPLL28_DOMAIN [LEVEL1]				\checkmark		
OSCPLL0_AUTHEN - OSCPLL28_AUTHEN [SETPOINT_MODE]					\checkmark	

Table 13. OSCPLLs control settings config registers (continued)

OSCPLL0_SETPOINT - OSCPLL28_SETPOINT [SETPOINT]			\checkmark	
OSCPLL0_SETPOINT - OSCPLL28_SETPOINT [STANDBY]				\checkmark

4.3.2.1 Unassigned mode

In this mode, the OSCPLL0_DIRECT - OSCPLL28_DIRECT [ON] fields are used to control whether the clock source is enabled or disabled.

4.3.2.2 CPU Low-Power Mode (CPULPM)

This mode controls the OSCPLLs using the CM7 and CM4 platforms' status. Before the CPULPM mode is selected, it is recommended to set the OSCPLL0_DOMAIN – OSCPLL28_DOMAIN [LEVELn] fields. These fields determine whether the module clock is enabled or disabled according to the CPU status.

The OSCPLL0_AUTHEN – OSCPLL28_AUTHEN [CPULPM] fields enable the CPULPM for the appropriate module clock. The OSCPLL0_AUTHEN – OSCPLL28_AUTHEN [WHITE_LIST] fields determine which domain is the owner of the module clock. None, one, or more domains can be the module clock owners. These two bits must be set in one step.

The OSCPLL0_DOMAIN – OSCPLL28_DOMAIN [LEVELn] fields and OSCPLL0_AUTHEN – OSCPLL28_AUTHEN [WHITE_LIST] fields determine whether the module clock is enabled or disabled. These settings are the same as those for the LPCG. See the previous chapter and Table 12 for more details.

4.3.2.3 Setpoint mode

This mode controls the OSCPLLs using the selected setpoint. The OSCPLL0_AUTHEN – OSCPLL28_AUTHEN [SETPOINT_MODE] fields enable the setpoint mode for the appropriate module clock. The OSCPLL0_SETPOINT – OSCPLL28 [SETPOINT] fields determine in which setpoints the corresponding clock source is enabled or disabled.

The Clock sources that support the setpoint mode can be also controlled by the system standby when the setpoint mode is selected. The OSCPLL0_SETPOINT – OSCPLL28 [STANDBY] fields determine whether the clock source is enabled or disabled when the system enters the standby mode.

4.3.3 Clock roots

The clock roots support three types of control: unassigned mode, domain mode, and setpoint mode.

These types are not directly distinguished into the hardware control mode and the software control mode, but the unassigned mode is the software control mode and the setpoint mode is the hardware control mode.

The domain mode control is not described in this application note, because this mode is not directly related to low-power modes. For more information about the domain mode, see chapter 15.5.1.2 Domain mode in the Reference Manual. See Table 14 for the clock roots control possibilities.

Table 14. Clock roots control settings config registers

	Software control mode (unassigned mode)	Setpoint mode control
CLOCK_ROOT0_CONTROL - CLOCK_ROOT78_CONTROL	\checkmark	

Table 14.	Clock roots	control settings	config registers	(continued)
-----------	--------------------	------------------	------------------	-------------

	Software control mode (unassigned mode)	Setpoint mode control
CLOCK_ROOT0_AUTHEN - CLOCK_ROOT78_AUTHEN [SETPOINT_MODE]		\checkmark
CLOCK_ROOT0_SETPOINT0 - CLOCK_ROOT78_SETPOINT15		\checkmark

4.3.3.1 Unassigned mode

This is the clock roots default mode. After a reset, all clock roots are in the unassigned mode. In this mode, the CLOCK_ROOT0_CONTROL - CLOCK_ROOT78_CONTROL registers are used to set up the clock roots settings (OFF, MUX, DIV).

4.3.3.2 Setpoint mode

This mode controls the clock roots using the selected setpoint. Not all clock roots support the setpoint mode control. The supported clock roots are CLOCK_ROOT0 – CLOCK_ROOT4, CLOCK_ROOT20 – CLOCK_ROOT21, and CLOCK_ROOT77 – CLOCK_ROOT78.

The CLOCK_ROOT0_AUTHEN - CLOCK_ROOT78_AUTHEN [SETPOINT_MODE] fields enable the setpoint mode for the appropriate clock root. The CLOCK_ROOT0_SETPOINT0 -CLOCK_ROOT78_SETPOINT15 registers are used to set up the clock root settings (GRADE, OFF, MUX, DIV).

4.3.4 Clock groups

The clock groups support three types of control: unassigned mode, domain mode, and setpoint mode.

These types are not directly distinguished into the hardware control mode and the software control mode, but the unassigned mode is the software control and the setpoint mode is the hardware control.

The domain mode control is not described in this application note, because this mode is not related to low-power modes. For more information about the domain mode, see chapter 15.5.1.2 Domain mode in the Reference Manual. See Table 15 for the clock groups' control possibilities.



	Software control mode (Unassigned mode)	Setpoint mode control
CLOCK_GROUP0_CONTROL - CLOCK_GROUP1_CONTROL	\checkmark	
CLOCK_GROUP0_AUTHEN - CLOCK_GROUP1_AUTHEN [SETPOINT_MODE]		\checkmark
CLOCK_GROUP0_SETPOINT0 - CLOCK_GROUP1_SETPOINT15		\checkmark

4.3.4.1 Unassigned mode

This is the default clock groups mode. After a reset, all clock groups are in the unassigned mode. In this mode, the CLOCK_GROUP0_CONTROL - CLOCK_GROUP1_CONTROL registers are used to set up the clock groups' settings (OFF, RSTDIV, DIV0).

4.3.4.2 Setpoint mode

The CLOCK_GROUP0_AUTHEN - CLOCK_GROUP1_AUTHEN [SETPOINT_MODE] fields enable the setpoint mode for the appropriate clock group. The CLOCK_GROUP0_SETPOINT0 -CLOCK_GROUP1_SETPOINT15 registers are used to set up the clock groups' settings (GRADE, OFF, RSTDIV, DIV0).

4.4 PMU settings

The Power Management Unit (PMU) is comprised of the following components integrated for the power management. One DCDC module generates the core power supply, the LDOs generate power for the internal logics, and multiple power switches create sophisticated power mode management. Table 16 shows general PMU control possibilities. For a detailed schema of the power architecture, see Figure 3. For more information about the PMU, see the Reference Manual chapter 17.

NOTE

The software mode supports flexible control, but pay attention to the analog dependencies and power structure sequences. In the Hardware control mode, everything is handled precisely by hardware.

Table 16. PMU general control settings

	Setpoint mode control	Standby mode control	Software control mode
PLL LDO	\checkmark	\checkmark	\checkmark
LPSR ANA LDO	\checkmark	\checkmark	\checkmark
LPSR DIG LDO	\checkmark	\checkmark	\checkmark
BANDGAP	\checkmark	\checkmark	\checkmark
BODY BIAS	\checkmark	\checkmark	\checkmark

4.4.1 PLL LDO

The PLL LDO is used to power the system PLLs. The PMU_LDO_PLL [LDO_PLL_CONTROL_MODE] field is used to select the control method that are applied. See Table 17 for the control options.

If PMU_LDO_PLL [LDO_PLL_CONTROL_MODE] = 0x0, then the

PMU_LDO_PLL [LDO_PLL_ENABLE] field is used to switch the LDO on or off manually.

If PMU_LDO_PLL [LDO_PLL_CONTROL_MODE] = 0x1, then the

LDO_PLL_ENABLE_SP [ON_OFF_SETPOINTn] and

PLL_LDO_STBY_EN_SP [STBY_EN_SETPOINTn] fields are used to select in which setpoint the LDO is enabled and whether the LDO is enabled when the system enters the standby mode.

Table 17. PLL LDO control settings config registers

	Software control mode	Hardware control mode	
		Setpoint mode control	Standby mode control
PMU_LDO_PLL [LDO_PLL_CONTROL_MODE]	0	1	
PMU_LDO_PLL [LDO_PLL_ENABLE]	\checkmark		

Table 17. PLL LDO control settings config registers (continued)

	Software control mode	Hardware control mode	
LDO_PLL_ENABLE_SP [ON_OFF_SETPOINTn]		\checkmark	
PLL_LDO_STBY_EN_SP [STBY_EN_SETPOINTn]			\checkmark

4.4.2 LPSR ANA LDO

The LPSR ANA LDO is used to power the analog part of the LPSR power domain when the DCDC converter is bypassed or if a different power supply is required from the SoC power domain for the LPSR power domain.

The [LDO_PLL_CONTROL_MODE] field is used to select the control settings that are applied. See Table 18 for the control options.

If PMU_LDO_LPSR_ANA [LPSR_ANA_CONTROL_MODE] = 0x0, then the

PMU_LDO_LPSR_ANA [REG_DISABLE],

PMU_LDO_LPSR_ANA [TRACK_MODE_EN],

PMU_LDO_LPSR_ANA [BYPASS_MODE_EN], and

PMU_LDO_LPSR_ANA [REG_LP_EN] fields are used to control the LPSR ANA LDO settings manually (enable/disable, bypass, tracking mode, low-power mode).

If PMU_LDO_LPSR_ANA [LPSR_ANA_CONTROL_MODE] = 0x1, then the

LDO_LPSR_ANA_ENABLE_SP [ON_OFF_SETPOINTn],

LDO_LPSR_ANA_LP_MODE_SP [LP_MODE_SETPONITn],

LDO_LPSR_ANA_TRACKING_EN_SP [TRACKING_EN_SETPOINTn],

LDO_LPSR_ANA_BYPASS_EN_SP [BYPASS_EN_SETPOINTn], and

LDO_LPSR_ANA_STBY_EN_SP [STBY_EN_SETPOINTn] fields are used to create the LDO settings for the appropriate setpoint. The STBY_EN_SETPOINTn bitfield determines whether the LDO is in the HP or LP mode when the system enters the stanby mode.

Table 18. LPSR ANA LDO control settings config registers

	Software control mode	Hardware control mode	
		Setpoint mode control	Standby mode control
PMU_LDO_LPSR_ANA [LPSR_ANA_CONTROL_MODE]	0		1
PMU_LDO_LPSR_ANA [REG_DISABLE]	\checkmark		
PMU_LDO_LPSR_ANA [TRACK_MODE_EN]	\checkmark		
PMU_LDO_LPSR_ANA [BYPASS_MODE_EN]	\checkmark		
PMU_LDO_LPSR_ANA [REG_LP_EN]	\checkmark		
LDO_LPSR_ANA_ENABLE_SP [ON_OFF_SETPOINTn]		\checkmark	

Table 18. LPSR ANA LDO control settings config registers (continued)

	Software control mode	Hardware control mode	
LDO_LPSR_ANA_LP_MODE_SP [LP_MODE_SETPONITn]		\checkmark	
LDO_LPSR_ANA_TRACKING_EN_SP [TRACKING_EN_SETPOINTn]		\checkmark	
LDO_LPSR_ANA_BYPASS_EN_SP [BYPASS_EN_SETPOINTn]		\checkmark	
LDO_LPSR_ANA_STBY_EN_SP [STBY_EN_SETPOINTn]			\checkmark

4.4.3 LPSR DIG LDO

The LPSR AND LDO is used to power the digital part of LPSR power domain when the DCDC converter is bypassed or a different power supply from the SoC power domain is required for the LPSR power domain.

The PMU_LDO_LPSR_DIG [LPSR_DIG_CONTROL_MODE] field is used to select which control settings are applied. See Table 19 for the control options.

If PMU_LDO_LPSR_DIG [LPSR_DIG_CONTROL_MODE] = 0x0, then the

PMU_LDO_LPSR_DIG [REG_EN],

PMU_LDO_LPSR_DIG [TRACKING_MODE],

PMU_LDO_LPSR_DIG [BYPASS_MODE], and

PMU_LDO_LPSR_DIG [VOLTAGE_SELECT] fields are used to control the LPSR DIG LDO settings manually (enable/disable, bypass, tracking mode, voltage level).

If PMU_LDO_LPSR_DIG [LPSR_DIG_CONTROL_MODE] = 0x1, then the

LDO_LPSR_DIG_ENABLE_SP [ON_OFF_SETPOINTn],

LDO_LPSR_DIG_LP_MODE_SP [LP_MODE_SETPONITn],

LDO_LPSR_DIG_TRACKING_EN_SP [TRACKING_EN_SETPOINTn],

LDO_LPSR_DIG_BYPASS_EN_SP [BYPASS_EN_SETPOINTn],

LDO_LPSR_DIG_STBY_EN_SP [STBY_EN_SETPOINTn],

LDO_LPSR_DIG_TRG_SP0 [VOLTAGE_SETPOINTn],

LDO_LPSR_DIG_TRG_SP1 [VOLTAGE_SETPOINTn],

LDO_LPSR_DIG_TRG_SP2 [VOLTAGE_SETPOINTn],

LDO_LPSR_DIG_TRG_SP3 [VOLTAGE_SETPOINTn], and

LDO_LPSR_DIG_STBY_EN_SP [STBY_EN_SETPOINTn] fields are used to create the LDO settings for the appropriate setpoint. The STBY_EN_SETPOINTn bitfield determines whether the LDO is in the HP or LP mode when the system enters the stanby mode.

Table 19. LPSR DIG LDO control settings config registers

	Software control mode	Hardware control mode	
		Setpoint mode control	Standby mode control
PMU_LDO_LPSR_DIG [LPSR_DIG_CONTROL_MODE]	0		1
PMU_LDO_LPSR_DIG [REG_EN]	\checkmark		
PMU_LDO_LPSR_DIG [TRACKING_MODE]	\checkmark		
PMU_LDO_LPSR_DIG [BYPASS_MODE]	\checkmark		
PMU_LDO_LPSR_DIG [VOLTAGE_SELECT]	\checkmark		
LDO_LPSR_DIG_ENABLE_SP [ON_OFF_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_LP_MODE_SP [LP_MODE_SETPONITn]		\checkmark	
LDO_LPSR_DIG_TRACKING_EN_SP [TRACKING_EN_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_BYPASS_EN_SP [BYPASS_EN_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_STBY_EN_SP [STBY_EN_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_TRG_SP0 [VOLTAGE_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_TRG_SP1 [VOLTAGE_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_TRG_SP2 [VOLTAGE_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_TRG_SP3 [VOLTAGE_SETPOINTn]		\checkmark	
LDO_LPSR_DIG_STBY_EN_SP [STBY_EN_SETPOINTn]			V

4.4.4 BANDGAP

The PMU_REF_CTRL [REF_CONTROL_MODE] field is used to select which control scheme is applied. See Table 20 for the BANDGAP control options.

If PMU_REF_CTRL [REF_CONTROL_MODE] = 0x0, then the

PMU_REF_CTRL [REF_ENABLE] field is used to switch the BANDGAP on or off manually.

If PMU_REF_CTRL [REF_CONTROL_MODE] = 0x1, then the

BANDGAP_ENABLE_SP [ON_OFF_SETPOINTn] and

BANDGAP_STBY_EN_SP [STBY_EN_SETPOINTn] fields are used to select in which setpoint is the BANDGAP enabled and if the BANDGAP is enabled when the system enters the Standby mode.

Table 20. BANDGAP control settings config registers

	Software control mode	Hardware control mode	
		Setpoint mode control	Standby mode control
PMU_REF_CTRL [REF_CONTROL_MODE]	0	1	
PMU_REF_CTRL [REF_ENABLE]	\checkmark		
BANDGAP_ENABLE_SP [ON_OFF_SETPOINTn]		\checkmark	
BANDGAP_STBY_EN_SP [STBY_EN_SETPOINTn]			\checkmark

4.4.5 Body Bias

The Forward Body Biasing (FBB) and Reverse Body Biasing (RBB) are implemented to boost the performance and reduce the power respectively. The PMU_BIAS_CTRL [RBB_LPSR_CONTROL_MODE], PMU_BIAS_CTRL [RBB_SOC_CONTROL_MODE], and PMU_BIAS_CTRL [FBB_M7_CONTROL_MODE] fields are used to select which control scheme is applied. See Table 21 for the Body Bias control options.

If PMU_BIAS_CTRL [RBB_LPSR_CONTROL_MODE], PMU_BIAS_CTRL [RBB_SOC_CONTROL_MODE], and PMU_BIAS_CTRL [FBB_M7_CONTROL_MODE] = 0x0, then the PMU_BIAS_CTRL2 [WB_EN] and

PMU_BIAS_CTRL2 [WB_PWR_SW_EN_1P8] fields are used to enable the Body Bias. The software must ensure that the FBB and RBB are not enabled simultaneously, because only one can be used at a time.

If PMU_BIAS_CTRL [RBB_LPSR_CONTROL_MODE], PMU_BIAS_CTRL [RBB_SOC_CONTROL_MODE] and PMU_BIAS_CTRL [FBB_M7_CONTROL_MODE] = 0x1, then the

FBB_M7_ENABLE_SP [ON_OFF_SETPOINTn],

RBB_SOC_ENABLE_SP [ON_OFF_SETPOINTn],

RBB_LPSR_ENABLE_SP [ON_OFF_SETPOINTn],

FBB_M7_STBY_EN_SP [STBY_EN_SETPOINTn],

RBB_SOC_STBY_EN_SP [STBY_EN_SETPOINTn], and

RBB_LPSR_STBY_EN_SP [STBY_EN_SETPOINTn] fields are used to create the Body Bias settings for the appropriate setpoint. Only one Body Bias can be used at a time.

The combination of the software and hardware control modes for single body biases is allowed but it is not recommended.

Table 21. Body Bias control settings config registers

	Software control mode	Hardware c	ontrol mode
		Setpoint mode control	Standby mode control
PMU_BIAS_CTRL [RBB_LPSR_CONTROL_MODE]	0	1	
PMU_BIAS_CTRL [RBB_SOC_CONTROL_MODE]	0	1	

	Software control mode	Hardware control mode	
PMU_BIAS_CTRL [FBB_M7_CONTROL_MODE]	0		
PMU_BIAS_CTRL2 [WB_EN]	\checkmark		
PMU_BIAS_CTRL2 [WB_PWR_SW_EN_1P8]	\checkmark		
FBB_M7_ENABLE_SP [ON_OFF_SETPOINTn]		\checkmark	
RBB_SOC_ENABLE_SP [ON_OFF_SETPOINTn]		\checkmark	
RBB_LPSR_ENABLE_SP [ON_OFF_SETPOINTn]		\checkmark	
FBB_M7_STBY_EN_SP [STBY_EN_SETPOINTn]			\checkmark
RBB_SOC_STBY_EN_SP [STBY_EN_SETPOINTn]			\checkmark
RBB_LPSR_STBY_EN_SP [STBY_EN_SETPOINTn]			\checkmark

Table 21. Body Bias control settings config registers (continued)

4.5 SRC settings

The System Reset Controller (SRC) is responsible for the generation of all the system reset signals and boot argument latching. The reset control determines the source and type of reset and performs the necessary reset qualification and stretching sequences.

The SRC receives reset requests from all the potential reset sources and generates the Slice Root Reset to the reset slices (Slice Reset Control). The Slice Reset Control helps to determine the reset behavior according to the slice configuration and the system low-power status after the slice root reset de-assertion. There are 10 independent reset domains in the system. Correspondingly, there are 10 dedicated reset slices. The reset slices generate the dedicated reset signal for each reset domain. Table 22 lists all reset slices and their control settings possibilities.

	CPU mode control CM7	CPU mode control CM4	Setpoint mode control	Software control mode
MEGA	\checkmark	\checkmark	\checkmark	\checkmark
DISPLAY	\checkmark	\checkmark	\checkmark	\checkmark
WAKEUP	\checkmark	\checkmark	\checkmark	\checkmark
LPSR	\checkmark	\checkmark	\checkmark	\checkmark
M4CORE	\checkmark	\checkmark	\checkmark	\checkmark
M7CORE	\checkmark	\checkmark	\checkmark	\checkmark
M4DEBUG	\checkmark	\checkmark	\checkmark	\checkmark
M7DEBUG	\checkmark	\checkmark	\checkmark	\checkmark

Table 22. Reset Slices - General control settings

	CPU mode control CM7	CPU mode control CM4	Setpoint mode control	Software control mode
USBPHY1	\checkmark	\checkmark	\checkmark	\checkmark
USBPHY2	\checkmark	\checkmark	\checkmark	\checkmark

Table 22. Reset Slices - General control settings (continued)

For the reset slice using software, use the CTRL_MEGA - CTRL_USBPHY2 [SW_RESET] field in the appropriate register. Writing 1 into the SW_RESET field executes a slice reset.

For the CPU mode control, the AUTHEN_MEGA - AUTHEN_USBPHY2 [DOMAIN_MODE] field must be set and the control domain must be selected using AUTHEN_MEGA - AUTHEN_USBPHY2 [ASSIGN_LIST]. It is allowed to set more than one domain to control a reset slice. In this case, all selected domains can trigger a slice reset.

The DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_RUN],

DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_WAIT],

DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_STOP], and

DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_SUSP] fields are used to select which mode transition triggers the slice reset.

For the Setpoint mode control, the AUTHEN_MEGA - AUTHEN_USBPHY2 [SETPOINT_MODE] field must be set. The SETPOINT_MEGA - SETPOINT_USBPHY2 [SETPOINTn] fields are used to determine which setpoint transition triggers the slice reset.

Table 23. Reset slices control settings config registers

	Software control mode	CPU mod	de control	Setpoint mode control
CTRL_MEGA - CTRL_USBPHY2 [SW_RESET]	\checkmark			
		CM7 domain	CM4 domain	
AUTHEN_MEGA - AUTHEN_USBPHY2 [DOMAIN_MODE]		\checkmark	\checkmark	
AUTHEN_MEGA - AUTHEN_USBPHY2 [ASSIGN_LIST]		\checkmark	\checkmark	
DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_RUN]		\checkmark		
DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_WAIT]		\checkmark		
DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_STOP]		\checkmark		
DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU0_SUSP]		\checkmark		

Table 23.	Reset slices	control settings	config registers	(continued)
-----------	---------------------	------------------	------------------	-------------

DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU1_RUN]		\checkmark	
DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU1_WAIT]		\checkmark	
DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU1_STOP]		\checkmark	
DOMAIN_MEGA - DOMAIN_USBPHY2 [CPU1_SUSP]		\checkmark	
AUTHEN_MEGA - AUTHEN_USBPHY2 [SETPOINT_MODE]			\checkmark
SETPOINT_MEGA - SETPOINT_USBPHY2 [SETPOINTn]			\checkmark

4.6 GPC settings

The General Power Controller (GPC) is the centralized power controller, which controls the power mode of the processor. The GPC takes the Wait For Interrupt (WFI) signal from the CPU platforms and the wakeup events from the peripherals to determine the power mode based on the GPC power management policy. The GPC also controls the power mode transition.

The GPC contains four sub-modules: CPU Mode Control (CMC), Setpoint Control (SPC), Standby Control (SBC), and Unified Power Management Interface (UPI). See Figure 1 for a detailed interconnection of single peripherals to the GPC unit. The GPC unit shown in Figure 1 does not contain a UPI sub-module. Understanding the UPI functionality is not critical for low-power modes' settings. For simplification, it is excluded from the interconnection schema. For more information about the UPI, see chapter 19.3 Unified power management interface (UPI) in the Reference Manual.

4.6.1 CPU Mode Control (CMC)

There are two CMC submodules available. CMC0 contains the CPU mode controller for the CM7 platform and CMC1 contains the CPU mode controller for the CM4 platform. These CMCs control the CPU modes of the CPU platforms and their private resources. Both CMCs can have different settings. For more details about the CMC, see chapter 19.3.1 CPU Mode Control in the Reference Manual. See Table 24 for a list of low-power-mode-related CMC features and appropriate configuration registers. See the Reference Manual chapter 19.3.6.1 CPU mode transition flow, which is directly related to the registers in Table 24.

Table 24. CMC low-power-mode-related settings	config registers
---	------------------

Settings description	Register
	CM_SLEEP_SSAR_CTRL
	CM_SLEEP_LPCG_CTRL
CMC-controlled resources sleep settings	CM_SLEEP_PLL_CTRL
	CM_SLEEP_ISO_CTRL
	CM_SLEEP_RESET_CTRL

Settings description	Register
	CM_SLEEP_POWER_CTRL
	CM_WAKEUP_POWER_CTRL
	CM_WAKEUP_RESET_CTRL
CMC-controlled resources wakeup settings	CM_WAKEUP_ISO_CTRL
Civic-controlled resources wakeup settings	CM_WAKEUP_PLL_CTRL
	CM_WAKEUP_LPCG_CTRL
	CM_WAKEUP_SSAR_CTRL
Setpoint transition control settings	CM_SP_CTRL
	CM_RUN_MODE_MAPPING
Allowed actuaints for anneurists CDU mode	CM_WAIT_MODE_MAPPING
Allowed setpoints for appropriate CPU mode	CM_STOP_MODE_MAPPING
	CM_SUSPEND_MODE_MAPPING
Setpoint mapping register	CM_SP0_MAPPING - CM_SP15_MAPPING

Table 24. CMC low-power-mode-related settings config registers (continued)

4.6.2 Setpoint Control (SPC)

The GPC supports 16 Setpoints. Setpoints are implemented to configure the power state of Public Resources. Public Resources are system-level resources that are not owned or controlled by any CPU platforms. The Setpoint transition is triggered by a request from any CPU platforms. For more details about the SPC, see chapter 19.3.2 Setpoint Control in the Reference Manual. See Table 25 for a list of low-power-mode-related SPC features and appropriate configuration registers. See the Reference Manual chapter 19.3.6.2 Setpoint transition flow, which is directly related to the registers in Table 25.

Table 25.	SPC low-power-mode-related	settings config registers
-----------	----------------------------	---------------------------

Settings description	Register
RCOS16M control settings	SP_ROSC_CTRL
	SP_SSAR_SAVE_CTRL
	SP_LPCG_OFF_CTRL
SPC-controlled resources sleep settings	SP_GROUP_DOWN_CTRL
	SP_ROOT_DOWN_CTRL
	SP_PLL_OFF_CTRL

Settings description	Register
	SP_ISO_ON_CTRL
	SP_RESET_EARLY_CTRL
	SP_POWER_OFF_CTRL
	SP_BIAS_OFF_CTRL
	SP_BG_PLDO_OFF_CTRL
	SP_LDO_PRE_CTRL
	SP_DCDC_DOWN_CTRL
	SP_DCDC_UP_CTRL
	SP_LDO_POST_CTRL
	SP_BG_PLDO_ON_CTRL
	SP_BIAS_ON_CTRL
	SP_POWER_ON_CTRL
SPC controlled recourses welkoup acttings	SP_RESET_LATE_CTRL
SPC-controlled resources wakeup settings	SP_ISO_OFF_CTRL
	SP_PLL_ON_CTRL
	SP_ROOT_UP_CTRL
	SP_GROUP_UP_CTRL
	SP_LPCG_ON_CTRL
	SP_SSAR_RESTORE_CTRL

Table 25. SPC low-power-mode-related settings config registers (continued)

4.6.3 Standby Control (SBC)

The Standby mode is a low-power mode that has distinguishing settings outside of the CPU mode and the Setpoint mode. The Standby mode is related to the state of all CPU platforms and has a much shorter transition time than the Setpoint. The SBC maintains the system standby status, and only when all CPU platforms send a standby request, the system can enter the Standby mode. For more details about the SBC, see chapter 19.3.4 Standby Control (SBC) in the Reference Manual. See Table 26 for a list of low-power-mode-related SBC features and appropriate configuration registers. See the Reference Manual chapter 19.3.6.3 Standby transition flow, which is directly related to the registers in Table 26.

Settings description	Register
Standby request settings	STBY_MISC
	STBY_LPCG_IN_CTRL
	STBY_PLL_IN_CTRL
	STBY_BIAS_IN_CTRL
SBC controlled resources sleep settings	STBY_PLDO_IN_CTRL
SDC controlled resources sleep settings	STBY_BANDGAP_IN_CTRL
	STBY_LDO_IN_CTRL
	STBY_DCDC_IN_CTRL
	STBY_PMIC_IN_CTRL
	STBY_PMIC_OUT_CTRL
	STBY_DCDC_OUT_CTRL
	STBY_LDO_OUT_CTRL
SBC controlled resources wakeup settings	STBY_BANDGAP_OUT_CTRL
SDC controlled resources wakeup settings	STBY_PLDO_OUT_CTRL
	STBY_BIAS_OUT_CTRL
	STBY_PLL_OUT_CTRL
	STBY_LPCG_OUT_CTRL

Table 26. SBC low-power-mode-related settings config registers

5 Creating low-power mode configuration

Because the low-power modes in i.MX RT1170 are such a complex thing, appropriate drivers simplify the configuration creation. These drivers are included in the Power Mode Switch example code which is part of the i.MX RT1170 SDK. Visit https://mcuxpresso.nxp.com/en/select and build a SDK package for the MCU derivative you use.

When your SDK package is downloaded, the Power mode switch example is in the *boards/evkmimxrt1170/demo_apps* folder.

This example project is a dual-core project. All settings related to low-power modes for both cores are included in core0 folder.

There are three files, which are modified during the configuration creation (*lpm.c, setpoint_table_def.h*, and *chip_init_def.h*). In the project main function, the ChipInitConfig function is called and this function contains all low-power-modes-related settings.

In ChipInitConfig, there are some general settings at the beginning of the function, such as PLL initialization and clock root initialization. The main part of the ChipInitConfig function are the InitConfig functions for peripherals, described in the previous section of this application note. They are as follows:

```
GPC_InitConfig();
DCDC InitConfig();
```

```
PGMC_InitConfig();
SRC_InitConfig();
CCM_InitConfig();
PMU InitConfig();
```

5.1 GPC_InitConfig()

The GPC_InitConfig function calls functions, which configure the setpoint mapping and the CPU, setpoint, and standby transition flows. See Table 27 for a list of the functions, configuration structures, and their placement.

Table 27	. Power mode	switch example	GPC configuration fu	nctions
----------	--------------	----------------	----------------------	---------

Called functions	Configuration structure (macro)	File
GPC_ConfigCore0SetpointMapping	CPU0_COMPATIBLE_SP_TABLE	setpoint_table_def.h
GPC_ConfigCore0CpuModeTransitionFlow		
GPC_ConfigCore0WakeupPowerStep		
GPC_ConfigCore1SetpointMapping	CPU1_COMPATIBLE_SP_TABLE	setpoint_table_def.h
GPC_ConfigCore1CpuModeTransitionFlow		
GPC_ConfigCore1WakeupPowerStep		
GPC_ConfigSetpointTransitionFlow		
GPC_ConfigSetpointPowerOnStep		
GPC_ConfigStbyTransitionFlow		
GPC_ConfigROSC	OSC_RC_16M_STBY_VAL	setpoint_table_def.h

From the low-power mode perspective, the important functions are GPC_ConfigCore0SetpointMapping,

GPC_ConfigCore1SetpointMapping, and GPC_ConfigROSC. The first and second mentioned functions are used to configure, which transitions are allowed from setpoint to setpoint. See chapter 19.3.3 System setpoint management in the Reference Manual. If you want to create a custom setpoint transition map, use the CPU0_COMPATIBLE_SP_TABLE and CPU1_COMPATIBLE_SP_TABLE macros, located in the *setpoint_table_def.h* file.

The GPC_ConfigROSC function determines which setpoints are enabled in the 16-MHz RCOSC. In the example code, the 16-MHz RCOSC is disabled in all setpoints.

The remaining functions in Table 27 are used to configure the CPU, setpoint, and standby transition flow.

5.2 DCDC_InitConfig()

The DCDC_InitConfig function is used to configure the DCDC functionality. See Table 28, which lists the configuration structures and initialization values.

Called functions	Configuration structure	Configuration structure value	Description	Configuration structure value location
	dcdcSetpointConfig.enableDCDCMap	DCDC_ONOFF_SP_VAL	enable/disable DCDC is SP	setpoint_table_d ef.h
	dcdcSetpointConfig.enableDigLogicMap	DCDC_DIG_ONOFF_SP_V AL	enable/disable DCDC DIG in SP	setpoint_table_d ef.h
	dcdcSetpointConfig.lowpowerMap	DCDC_LP_MODE_SP_VAL	enable/disable DCDC low power in SP	setpoint_table_d ef.h
	dcdcSetpointConfig.standbyMap	DCDC_ONOFF_STBY_VAL	enable/disable DCDC in SP when system standby is active	setpoint_table_d ef.h
DCDC_SetPoint	dcdcSetpointConfig.standbyLowpowerMa p	DCDC_LP_MODE_STBY_V AL	enable/disable DCDC low power in SP when system standby	setpoint_table_d ef.h
	dcdcSetpointConfig.buckVDD1P8Target Voltage	buck1P8Voltage	set VDD1P8 voltage value in SP when system run	lpm.c
	dcdcSetpointConfig.buckVDD1P0Target Voltage	buck1P0Voltage	set VDD1P0 voltage value in SP when system run	setpoint_table_d ef.h
	dcdcSetpointConfig.standbyVDD1P8Targ etVoltage	standby1P8Voltage	set VDD1P8 voltage value in SP when system standby	lpm.c
	dcdcSetpointConfig.standbyVDD1P0Targ etVoltage	standby1P0Voltage	set VDD1P0 voltage value in SP when system standby	setpoint_table_d ef.h
DCDC_Init	dcdcConfig.controlMode	kDCDC_SetPointControl	switch between	

Table 28. Power mode switch example DCDC configuration functions

Called functions	Configuration structure	Configuration structure value	Description	Configuration structure value location
			software control and SP control	

Table 28. Power mode switch example DCDC configuration functions (continued)

Table 29 shows the DCDC initialization provided by the Power Mode Switch example. The "+" symbol means that the feature is enabled or on. The "-" symbol means that the feature is disabled or off. The DCDC output voltages are listed in the last four rows of the table.

Table 29	Power mode switch	example DCDC	configuration	visualization
	I OWEI IIIOGE SWILDII	chample DODO	configuration	VISUAIIZAUUT

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DCD C_O NOF F	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
DCD C_DI G_O NOF F	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
DCD C_LP _MO DE	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
DCD C_DI G_O NOF F_ST BY	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
DCD C_LP _MO DE_S TBY	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
DCD C_1P 0	1P0	1P1	1P1	1P1	1P0	0P9										
DCD C_1P 0_ST BY	1P0	1P1	1P1	1P1	1P0	0P9										

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DCD C_1P 8	1P8															
DCD C_1P 8_ST BY	1P8															

Table 29. Power mode switch example DCDC configuration visualization (continued)

5.2.1 DCDC configuration tips

The Configuration itself is straightforward and it is made by macros and arrays listed in Table 28, in the Configuration structure value column.

For example, the DCDC_ONOFF_SP_VAL macro, which configures if the DCDC is enabled or disabled in the selected setpoint, has a value of 0x07FF, which configures the DCDC to be enabled in setpoints 0-10. The most significant bit is used for setpoint 15, the least significant bit is used for setpoint 0.

When creating a custom configuration, the following points must be taken into consideration:

- When the DCDC is disabled in a certain setpoint, it does not make sense to enable the DCDC_DIG output. If the DCDC is disabled, the DCDC_LP_MODE settings and DCDC output voltage settings are not applied in this setpoint. This is shown in Table 29. For setpoints 11 15, the output voltages are set to 0.9 V and 1.8 V, but the DCDC is disabled. No voltage is present on the DCDC outputs in certain setpoints.
- When a frequency higher than 700 MHz for the M7 core or 240 MHz for the M4 core is required, the VDD1P0 voltage must be increased to 1.1 V. For the complete list of maximum allowed frequencies, see table 15-4 Clock Roots in the Reference Manual.
- The WAKEUPMIX, DISPLAYMIX, and MEGAMIX power domains are powered by the DCDC_DIG output voltage. When the DCDC is disabled or the DCDC_DIG output is disabled, these power domains are not supplied with power.
- When DCDC_LP_MODE is enabled, the maximum DCDC output current is limited.
- When the DCDC is enabled, the DCDC_1P0 voltage must not be set below 0.9 V. When a lower voltage is set, the MCU functionality is not guaranteed. When DCDC_1P0 is set to 0.9 V, the clock frequencies must be adjusted. See table 15-4 Clock Roots in the Reference Manual. The values listed in column UD must e not be exceeded.
- It is highly recommended to see chapter 21.6.2 Recommended configuration in the Reference Manual before creating a configuration.

5.3 PGMC_InitConfig()

PGMC_InitConfig is used to configure the Power Gating and Memory Controller functionality. This function is quite complex from the configuration point of view. It is based on the PGMC_CONFIGURATION_TABLE macro, located in *chip_init_def.h* (shown in Figure 4), and two auxiliary configuration structures, called bpcCpuModeOption and bpcSetpointOption, located directly in the PGMC_InitConfig function.

/	<pre>*ctrlType,</pre>	domainType,	sliceID,	ctrlMode,	spConfig,		name,	inde	c*/	1
	BPC	, PD_TYPE_PERIPH	,BPC0	,SP_CTRL	, PD_MEGA_SP_VAL	3, /*	MEGAMIX	0	*/	١.
	BPC	, PD_TYPE_PERIPH	,BPC1	,SP_CTRL	, PD_DISP_SP_VAL	3, /*	DISPLAYMIX	1	*/	١
	BPC	, PD_TYPE_PERIPH	,BPC2	,SP_CTRL	, PD_WKUP_SP_VAL	1, 1*	WAKEUPMIX	2	*/	١
	BPC	, PD_TYPE_PERIPH	,BPC3	,SP_CTRL	, PD_LPSR_SP_VAL	1, /*	LPSRMIX	3	*/	١
	BPC	, PD_TYPE_PERIPH	,BPC4	,CM7_CTRL	, NA	1, /*	MIPIPHY	4	*/	١
	CPC	, PD_TYPE_CORE	,CPC0	,CM7_CTRL	, NA	1, /*	M7CORE	5	*/	١
	CPC	, PD_TYPE_LMEM	,CPC0	,SP_CTRL	, PD_M7MEM_SP_VAL	}, /*	M7MEM	6	*/	١
	CPC	, PD_TYPE_CORE	,CPC1	,CM4_CTRL	, NA	}, /*	M4CORE	7	*/	١
	CPC	, PD_TYPE_LMEM	,CPC1	,SP_CTRL	, PD_M4MEM_SP_VAL	}, /*	M4MEM	8	*/	١
	PPC	, PD_TYPE_PMIC	, PPC0	,SP_CTRL	, PD_PMIC_SP_VAL	-}} /*	PMIC	9	*/	

The first column of the PGMC_CONFIGURATION_TABLE determines the type of the power controller, which controls the appropriate domain and this column must not be changed.

The second column determines the type of the domain. Four types of domain are defined: peripheral, core, Imem, and pmic. This column must not be changed either.

The third column determines the slice ID. The slice ID definition is in chapter 20.3 Functional description in the Reference Manual. This column, as well as the previous ones, must not be changed.

The fourth column ctrlMode is used to determine the type of control used for the appropriate power domain. Four control possibilities are defined: UNASSIGNED, CM7_CTRL, CM4,CTRL and SP_CTRL. See Table 30 for all configuration options.

The fifth column (spConfig) determines the setpoints to power off in the appropriate power domain. This column is valid only if SP_CTRL is selected for the power domain.

When the PGMC_CONFIGURATION_TABLE is set, the second part of the configuration is created directly in the PGMC_InitConfig function.

Power controller	Called functions	Configuration structure	Description		
	PGMC_BPC_ControlPowerDomainBySetPointMod	bpcSetpointOption.stateSave	Request to save the state of power domain before entering setpoint		
	e	bpcSetpointOption.powerOff	Request to power off the power domain when entering setpoint		
BPC		bpcCpuModeOption.assignDom ain	Domain assignment of the BPC		
	PGMC_BPC_ControlPowerDomainByCpuPowerM ode	bpcCpuModeOption.stateSave	Request to save the state of the power domain before entering the CPU mode		
		bpcCpuModeOption.powerOff	Request to power off the power domain when entering the CPU mode		

Power controller	Called functions	Configuration structure	Description
CPC	PGMC_CPC_CORE_PowerOffByCpuPowerMode		Request to power off the power domain when entering the CPU mode
	PGMC_CPC_LMEM_ControlBySetPointMode		Request memory low- power level of the power domain when entering the setpoint
	PGMC_CPC_LMEM_ControlByCpuPowerMode		Request memory low- power level of the power domain when entering the CPU mode
PPC	PGMC_PPC_ControlBySetPointMode		Request PMIC standby when entering the setpoint
	PGMC_PPC_ControlByCpuPowerMode		Request PMIC standby when entering the CPU mode

Table 30. Power mode switch example PGMC configuration functions (continued)

All power domains that use the BPC control type are configured by the code shown in Figure 5.





Figure 5. PGMC BPC power domains configuration


- 1. Calculate the base address of the BPC. There are 8 BPC instances in total.
- 2. If the SP_CTRL mode is selected for the appropriate power domain in the PGMC_CONFIGURATION_TABLE macro, this block of code is used to configure the state save and the power of the domain. The PGMC_BPC_ControlPowerDomainBySetPointMode function is called to apply the settings according to the spVal parameter. This parameter is taken from the fifth column of the PGMC_CONFIGURATION_TABLE macro. For the setpoints marked by 1 in spVal, the selected settings are applied.
- 3. If the CM7_CTRL or CM4_CTRL mode is selected for the appropriate power domain in the *PGMC_CONFIGURATION_TABLE* macro, this block of code is used to configure the state save and the power of the domain. *PGMC_BPC_ControlPowerDomainByCpuPowerMode* is called to apply the settings according to the second parameter (kPGMC_RunMode, kPGMC_WaitMode, kPGMC_StopMode, kPGMC_SuspendMode). For the CPU power mode selected by this parameter, the selected settings are applied. If the selected settings should be applied in more than one CPU state, the *PGMC_BPC_ControlPowerDomainByCpuPowerMode* function must be called multiple times with different parameters.

The power domains that use the CPC control type are configured by the code shown in Figure 6.



- 1. Calculate the base address of the CPC. There are two CPC instances in total.
- 2. If the power domain type is PD_TYPE_CORE, only the CM7_CTRL or CM4_CTRL are available. The *PGMC_CPC_CORE_PowerOffByCpuPowerMode* function is called to apply the settings according to the second parameter. This parameter determines the CPU state of the CM7 power domain or the CM4 power domain when powered off. If the settings shall be applied for more than one CPU state, the *PGMC_CPC_CORE_PowerOffByCpuPowerMode* function must be called multiple times with different parameters.
- For the power domain type PD_TYPE_LMEM, all types of control are available. When SP_CTRL is selected in the *PGMC_CONFIGURATION_TABLE* macro, the PGMC_CPC_LMEM_ControlBySetPointMode function is called. The second and third parameter determine what MLPL (the third parameter) is set in a certain setpoint (the second parameter). For the list of MLPL options, see the *pgmc_memory_low_power_level_t* structure located in the *fsl_pgmc.h* file.
- 4. When CM7_CTRL or CM4_CTRL is selected in the *PGMC_CONFIGURATION_TABLE* macro, the *PGMC_CPC_LMEM_ControlByCpuPowerMode* function is called. The second and third parameter determine what MLPL (the third parameter) is set in a certain CPU mode.

The power domains which use the PPC control type are configured by the code shown in Figure 7.



There is the same mechanism for the PPC-controlled power domain configuration as that described for BPC and CPC.

See Table 31 and Table 32, which show the PGMC initialization provided by the Power Mode Switch example. The "+" symbol means that the feature is enabled or powered on. The "-" symbol means that the feature is disabled or powered off.

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
WAK EUP MIX powe r	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
MEG AMIX powe r	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
DISP LAY MIX powe r	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
LPS RMIX powe r	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
WAK EUP MIX	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Table 31. Power mode switch example PGMC SP control configuration visualization

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
state save																
MEG AMIX state save	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
DISP LAY MIX state save	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
LPS RMIX state save	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PMIC stand by	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
M7M EM MLP L	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
M4M EM MLP L	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3

Table 31. Power mode switch example PGMC SP control configuration visualization (continued)

Table 22 Dower made owitch	example PGMC CPU mode control	configuration vieualization

CPU mode	Run	Wait	Stop	Suspend
MIPIPHY power	+	+	+	-
M7CORE power	+	+	+	-
M4CORE power	+	+	+	-

5.3.1 PGMC configuration tips

- If the state save is enabled for a certain power domain, the SSARC module must be configured. This option is out of
 scope of this application note and it is not supported by the Power mode switch example either. For more information, how
 to configure the SSARC module, see AN13120.
- The MEGAMIX and DISPLAYMIX power domains are connected to VDD_SOC_IN via a power switch and they can be powered on or off separately in every setpoint where DCDC is enabled. WAKEUPMIX is directly connected to VDD_SOC_IN and cannot be powered off when DCDC is enabled. LPSRMIX is always on the power domain and it can be powered off only in the SNVS low-power mode. This power mode is not described in this application note.
- The M7MEM MLPL settings control the state of the M7 cache and M7 TCM together. It is not possible to control these two
 memories separately.

- When the M7CORE power domain is powered on, do not set the M7MEM MLPL to the retention, data lost, or low voltage level. See table 20-3 MIF Default Configuration in the Reference Manual for more details.
- The M4MEM MLPL controls the M4 TCM only. The M4 cache memory is always powered on.
- When the M4CORE power domain is powered on, do not set the M4MEM MLPL to the retention, data lost, or low voltage level. See table 20-3 MIF Default Configuration in the Reference Manual for more details.

5.4 SRC_InitConfig()

SRC_InitConfig is used to configure the System Reset Controller (SRC). The SRC configuration is based on the SRC_CONFIGURATION_TABLE macro located in *chip_init_def.h* (shown in Figure 8).

/	*sliceName,	ctrlMode,	spConfig,			name,	inde.	x*/\
{	kSRC_MegaSlice	,SP_CTRL	, PD_MEGA_SP_VAL	},	1*	MEGAMIX	0	*/\
{	kSRC_DisplaySlice	,SP_CTRL	, PD_DISP_SP_VAL	},	1*	DISPLAYMIX	1	*/\
{	kSRC_WakeUpSlice	,SP_CTRL	, PD_WKUP_SP_VAL	},	/*	WAKEUPMIX	2	*/\
[kSRC_LpsrSlice	,SP_CTRL	, PD_LPSR_SP_VAL	},	/*	LPSRMIX	3	*/\
{	kSRC_M4CoreSlice	,CM4_CTRL	, NA	},	/*	M4CORE	4	*/\
{	kSRC_M7CoreSlice	,CM7_CTRL	, NA	},	/*	M7CORE	5	*/\
[kSRC_M4DebugSlice	,CM4_CTRL	, NA	},	1*	M4DBG	6	*/\
{	kSRC_M7DebugSlice	,CM7_CTRL	, NA	},	1*	M7DBG	7	*/\
{	kSRC_Usbphy1Slice	,SP_CTRL	, PD_MEGA_SP_VAL	},	1*	USBPHY1	8	*/\
{	kSRC_Usbphy2Slice	,SP CTRL	, PD MEGA SP VAL	}}	1*	USBPHY2	9	*/

Figure 8. SRC_CONFIGURATION_TABLE macro

The first column of SRC_CONFIGURATION_TABLE contains the name of the reset slice. There are 16 reset slices, but only 10 of them are configured by this macro. For more information about the reset slices, see chapter 25.3.3 Reset Control in the Reference Manual. This column must not be changed.

The second column is used to determine what type of control is used for an appropriate reset slice. Four control possibilities are defined: UNASSIGNED, CM7_CTRL, CM4_CTRL, and SP_CTRL. See Table 33 for all control options.

The third column determines which setpoints cause the associated reset slice to assert. This column is valid only if SP_CTRL is selected for the reset slice.

The SRC_CONFIGURATION_TABLE macro is applied directly in the SRC_InitConfig function.

 Table 33. Power mode switch example SRC configuration functions

Called functions	Description
SRC_SetSliceSetPointConfig	Enables the reset slice reset trigger for the selected setpoint
SRC_EnableSetPointTransferReset	Enables the setpoint control
SRC_LockSliceMode	Locks the value of the SETPOINT_MODE and DOMAIN_MODE fields in the register
SRC_SetAssignList	Assigns the slice reset domain owner to the ASSIGN_LIST field
SRC_LockAssignList	Locks the ASSIGN_LIST fields in the register
SRC_SetSliceDomainModeConfig	Enables the reset slice reset trigger for the selected CPU mode

Table continues on the next page

I.MXRT1170 Low-Power Modes, Rev. 0, 03/2021

Table 33. Power mode switch example SRC configuration functions (continued)

SRC_EnableDomainModeTransferReset	Enables the domain control (CPU state control)
SRC_LockSliceMode	Locks the value of the SETPOINT_MODE and DOMAIN_MODE fields in the register

All reset slices are configured using the code shown in Figure 9.



- If SP_CTRL is selected in the SRC_CONFIGURATION_TABLE macro for the appropriate reset slice, this block
 of code is used to configure the required settings. The SRC_SetSliceSetPointConfig function enables the reset
 slice reset for the selected setpoints. When the setpoint is entered, the reset slice reset is executed. The
 SRC_EnableSetPointTransferReset
 function enables the setpoint control mode for the appropriate reset slice.
- 2. If the CM7_DOMAIN or CM4_DOMAIN control is selected in the SRC_CONFIGURATION_TABLE macro for the appropriate reset slice, this block code is used to configure the required settings. The SRC_SetAssignList function assigns the reset slice domain owner. If more than one domain owns the reset slice, the function must be called multiple times with different third parameters. The SRC_SetSliceDomainModeConfig function enables the CPU state in which the reset slice reset is executed. If more CPU states are required, the function must be called multiple times with different third parameters. The SRC_EnableDomainModeTransferReset function enables the domain control mode (CPU state control). The lock functions are used to lock the parts of the register which cannot be changed until a reset.

Table 34 and Table 35 show the SRC reset slice initialization provided by the power mode switch example. The "+" symbol means that the reset slice reset is not asserted in the appropriate setpoint or CPU state. The "-" symbol means that the reset slice reset is asserted in the appropriate setpoint or CPU state.

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MEG A	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
DISP LAY	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
WAK EUP	+	+	+	+	+	+	+	+	+	+	+	-	-	-	-	-
LPS R	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
USB PHY 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
USB PHY 2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Table 34. Power mode switch example SRC SP control reset slice configuration visualization

Table OF	Device mande evident evenue	In ODO ODU manda comfeet	I see at allow a sufficient to a statistical set
I able 35.	Power mode switch examp	Ne SRC CPU mode contro	I reset slice configuration visualization

CPU mode	Run	Wait	Stop	Suspend
M4CORE	+	+	+	-
M7CORE	+	+	+	-
M4DEBUG	+	+	+	-
M7DEBUG	+	+	+	-

5.4.1 SRC configuration tips

If a power domain is powered off in a certain setpoint or CPU state (see Table 31 and Table 32), it is highly recommended to enable the reset slice for this setpoint or CPU state. This is the reason why Table 31 and Table 32 are inversed versions of Table 34 and Table 35.

5.5 CCM_InitConfig()

CCM_InitConfig is used to configure all settings related to clocks. It allows to configure the clock sources, such as PLLs, oscillators, clock roots, and peripheral clocks. This function is complex and its configuration can be quite tricky. The function is based on seven configuration macros. The following four macros are in *setpoint_table_def.h*:

- CLK_ROOT_M7_SP_TABLE,
- CLK_ROOT_M4_SP_TABLE,
- CLK_ROOT_BUS_SP_TABLE
- CLK_ROOT_BUS_LPSR_SP_TABLE

The remaining three macros are in *chip_init_def.h*:

- CLK_ROOT_CONFIGURATION_TABLE
- CLK_OSCPLL_CONFIGURATION_TABLE
- CLK_LPCG_CONFIGURATION_TABLE

In general, the CCM configuration is divided into three groups (clock roots, clock sources, and module clocks - LPCGs).

All the configuration macros listed above are used directly in CCM_InitConfig to apply the selected settings.

5.5.1 Clock roots configuration

As mentioned in Clock roots, the clock roots support three control options: Setpoint control mode, domain control mode, and unassigned mode. Not all clock roots support the Setpoint control mode. See Clock roots for the list of all clock roots supported by the Setpoint control mode.

In the power mode switch example, four clock roots are configured to be controlled by the Setpoint control mode: CLK_ROOT_M7, CLK_ROOT_M4, CLK_ROOT_BUS, and CLK_ROOT_BUS_LPSR. There is a single configuration macro created for each clock root. These are placed in *setpoint_table_def.h* and their names are listed above. If the Setpoint control mode is required for another clock root, create another configuration macro with the required clock root clock settings.

/*	grade,	clockOff,	mux,	div,	Freq(MH	z), SetE	oint	*/ \
	з,	false,	kCLOCK_M7_ClockRoot_MuxArmPllOut,	1 },	/* 700	0	*/	
	0,	false,	kCLOCK_M7_ClockRoot_MuxSysP111Out,	1 },	/* 1000	1	*/	1
	1,	false,	kCLOCK_M7_ClockRoot_MuxSysP111Out,	1 },	/* 1000	2	*/	1
[2,	false,	kCLOCK_M7_ClockRoot_MuxSysP111Out,	1 },	/* 1000	3	*/	1
{	4,	false,	kCLOCK_M7_ClockRoot_MuxArmPllOut,	1 },	/* 700	4	*/	1
(5,	false,	kCLOCK_M7_ClockRoot_MuxSysP113Out,	2 },	/* 240	5	*/	1
(6,	false,	kCLOCK_M7_ClockRoot_MuxSysP113Out,	2 },	/* 240	6	*/	1
{	7,	false,	kCLOCK_M7_ClockRoot_MuxOscRc400M,	2 },	/* 200	7	*/	1
[8,	false,	kCLOCK_M7_ClockRoot_MuxOscRc400M,	2 },	/* 200	8	*/	1
(9,	false,	kCLOCK_M7_ClockRoot_MuxOscRc16M,	1 },	/* 16	9	*/	1
[10,	false,	kCLOCK_M7_ClockRoot_MuxOscRc16M,	1 },	/* 16	10	*/	
{	11,	false,	kCLOCK_M7_ClockRoot_MuxOscRc16M,	1 },	/* 16	11	*/	
(12,	false,	kCLOCK_M7_ClockRoot_MuxOscRc16M,	1 },	/* 16	12	*/	
(13,	false,	kCLOCK_M7_ClockRoot_MuxOscRc16M,	1 },	/* 16	13	*/	
[14,	false,	kCLOCK_M7_ClockRoot_MuxOscRc16M,	1 },	/* 16	14	*/	1
[15,	false,	kCLOCK_M7_ClockRoot_MuxOscRc16M,	1 },	/* 16	15	*/	1

- The first column of the CLK_ROOT_M7_SP_TABLE macro is used to configure the clock grade. This value must be set for the Setpoint to work properly. These values are used internally by the CCM to determine the clock frequency relationship between Setpoint settings and a proper sequence generation. A smaller value means a higher clock speed.
- The second column is used to indicate, if the appropriate clock root is enabled or disabled in the selected Setpoint.
- The third column is used to select the clock source of the clock root. All clock sources of all clock roots are shown in Table 15-4 Clock Roots in the Reference Manual.
- The fourth column configures the clock divider which is applied on the selected clock source.

The rest of the clock root setpoint configuration table macros are shown below.

- yraue,	, clockOff	, mux,	div, Freq(MHz)	, SetPoint */
2,	false,	kCLOCK_M4_ClockRoot_MuxSysP113Out,	2 }, /* 240	0 */
Ο,	false,	kCLOCK_M4_ClockRoot_MuxSysP113Pfd3,	1 }, /* 400	1 */
1,	false,	kCLOCK_M4_ClockRoot_MuxSysPll3Out,	2 }, /* 240	2 */
4,	false,	kCLOCK_M4_ClockRoot_MuxSysP113Out,	4 }, /* 120	3 */
5,	false,	kCLOCK_M4_ClockRoot_MuxSysPll3Out,	4 }, /* 120	4 */
6,	false,	kCLOCK_M4_ClockRoot_MuxSysP113Out,	4 }, /* 120	5 */
7,	false,	kCLOCK_M4_ClockRoot_MuxSysP113Out,	4 }, /* 120	6 */
8,	false,	kCLOCK_M4_ClockRoot_MuxOscRc400M,	4 }, /* 100	7 */
9,	false,	kCLOCK_M4_ClockRoot_MuxOscRc400M,	4 }, /* 100	8 */
10,	false,	kCLOCK_M4_ClockRoot_MuxOscRc400M,	4 }, /* 100	9 */
12,	false,		1 }, /* 16	10 */
з,	false,	kCLOCK_M4_ClockRoot_MuxOscRc400M,	2 }, /* 200	11 */
11,	false,		4 }, /* 100	12 */
	false,		1 }, /* 16	13 */
14,	false,		1 }, /* 16	14 */
15,	false,	kCLOCK_M4_ClockRoot_MuxOscRc16M,	1 }, /* 16	15 */
lefine C	LK_ROOT_BU	4_SP_TABLE macro		
lefine C. '* grade	LK_ROOT_BU	S_SP_TABLE , mux,		, SetPoint */
efine C '* grade 3,	LK_ROOT_BU , clockOff false,	S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPl12Pfd3,	2 }, /* 200	0 */
efine C '* grade 3, 0,	LK_ROOT_BU , clockOff false, false,	<pre>IS_SP_TABLE 7, mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out,</pre>	2 }, /* 200 2 }, /* 240	0 */ 1 */
efine C. '* grade 3, 0, 1,	LK_ROOT_BU , clockOff false, false, false,	<pre>S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240	0 */ 1 */ 2 */
efine C '* grade 3, 0, 1, 2,	LK_ROOT_BU , clockOff false, false, false, false, false,	<pre>S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 240	0 */ 1 */ 2 */ 3 */
efine C 3, 0, 1, 2, 4,	LK_ROOT_BU , clockOff false, false, false, false, false, false,	<pre>S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200	0 */ 1 */ 2 */ 3 */ 4 */
efine C 3, 0, 1, 2, 4, 5,	LK_ROOT_BU , clockOff false, false, false, false, false, false, false,	<pre>SS_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100	0 */ 1 */ 2 */ 3 */ 4 */ 5 */
<pre>lefine C. grade 3, 0, 1, 2, 4, 5, 6,</pre>	LK_ROOT_BU , clockOff false, false, false, false, false, false, false,	<pre>S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */
lefine C 3, 0, 1, 2, 4, 5, 6, 7,	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false,	<pre>S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_CloCK_BUS_CloCKROOT_MUXSysPll2Pfd3, kCLOCK_BUS_CloCK_BUS_CloCKROOT_MUXSysPll2Pfd3, kCLOCK_BUS_CloCKBUS_CloCKROOT_MUXSysPll2Pfd3, kCLOCK_BUS_CloCKBUS_CloCKROOT_MUXSy</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */
<pre>lefine C 3, 0, 1, 2, 4, 5, 6, 7, 8,</pre>	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false,	<pre>IS_SP_TABLE IS_SP_TABLE IS_MUX, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxScRe400M, kCLOCK_BUS_ClockRoot_MuxOscRe400M, kCLOCK_BUS_ClockRoot_MuxOscRe400M, kCLOCK_BUS_ClockRoot_MuxOscRe400M, kCLOCK_BUS_ClockRoot_MuxOscRe400M, kCLOCK_BUS_ClockRoot_MuxOscRe400M, kCLOCK_BUS_ClockRoot_MUXOSCRE400M, kCLOCK_BUS_ClockRoot_MUXOSCRE400M, kCLOCK_BUS_</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 4 }, /* 100	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */
efine C 3, 0, 1, 2, 4, 5, 6, 7, 8, 9,	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false, false, false,	<pre>IS_SP_TABLE F, mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc16M,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 4 }, /* 100 1 }, /* 16	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */ 9 */
efine C 3, 0, 1, 2, 4, 5, 6, 7, 8, 9, 10,	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false, false, false, false,	<pre>IS_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 4 }, /* 100 1 }, /* 16 1 }, /* 16	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */ 9 */ 10 */
efine C 3, 0, 1, 2, 4, 5, 6, 7, 8, 9, 10, 11,	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false, false, false, false, false,	<pre>S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 1 }, /* 16 1 }, /* 16 1 }, /* 16	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */ 9 */ 10 */ 11 */
<pre>lefine C. 3, 0, 1, 2, 4, 5, 6, 7, 8, 9, 10, 11, 12,</pre>	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false,	<pre>S_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_KDAUA</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 1 }, /* 16 1 }, /* 16 1 }, /* 16 1 }, /* 16 1 }, /* 16	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */ 9 */ 10 */ 11 */ 12 */
<pre>lefine C. % grade 3, 0, 1, 2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13,</pre>	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false,	<pre>JS_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 4 }, /* 100 1 }, /* 16 1 }, /* 16	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */ 9 */ 10 */ 11 */ 12 */ 13 */
<pre>lefine C. /* grade 3, 0, 1, 2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,</pre>	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false,	<pre>/// // // // // // // // // // // // //</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 4 }, /* 100 1 }, /* 16 1 }, /* 16	0 */ 1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */ 9 */ 10 */ 11 */ 12 */ 13 */ 14 */
<pre>lefine C. % grade 3, 0, 1, 2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13,</pre>	LK_ROOT_BU , clockOff false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false,	<pre>JS_SP_TABLE , mux, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll3Out, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc400M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M, kCLOCK_BUS_ClockRoot_MuxOscRc16M,</pre>	2 }, /* 200 2 }, /* 240 2 }, /* 240 2 }, /* 240 2 }, /* 200 4 }, /* 100 4 }, /* 100 4 }, /* 100 4 }, /* 100 1 }, /* 16 1 }, /* 16	1 */ 2 */ 3 */ 4 */ 5 */ 6 */ 7 */ 8 */ 9 */ 10 */ 11 */

/*	grade,	clockOff,	mux,	di	iv,		Freq(MHz),	SetPo:	int	*/ \
	2,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out,	4	},	/*	120	0	*/	- \
	Ο,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out,	3	},	1*	160	1	*/	 \
	1,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out,	4	},	1*	120	2	*/	- \
	4,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out,	8	},	1*	60	3	*/	- \
	5,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out,	8	},	1*	60	4	*/	- \
	6,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out,	8	},	1*	60	5	*/	- \
	7,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out,	8	},	1*	60	6	*/	1
	8,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc400M,	8	},	1*	50	7	*/	1
[9,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc400M,	8	},	1*	50	8	*/	1
[10,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc400M,	8	},	1*	50	9	*/	1
[12,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc16M,	1	},	1*	16	10	*/	1
[3,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc400M,	4	},	1.	100	11	*/	1
[11,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc400M,	8	},	1*	50	12	*/	1
{	13,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc16M,	1	},	1*	16	13	*/	1
{	14,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc16M,	1	},	1*	16	14	*/	1
{	15,	false,	kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc16M,	1	},	11	16	15	*/	1
ł										


There is another configuration macro which determines the clock root control settings. Figure 14 shows part of the CLK_ROOT_CONFIGURATION_TABLE macro. If the UNASSIGNED, CM7_DOMAIN, or CM4_DOMAIN control mode is selected, the default clock root clock settings are used and they can be changed by software using the CLOCK_ROOTn_CONTROL register. The difference between the UNASSIGNED and DOMAIN control modes is that in the DOMAIN control mode, only the selected domain can change the clock root clock settings.

	#define CLOCK_ROOT	NUM	79	
	#define CLK ROOT C			
	{/*ctrl mode,	_		*/ \
	CM7_CLK_CTRL, /*	M7	0	*/ \
	CM4_CLK_CTRL,/*	M4	1	*/ \
	SP_CTRL , /*			
	SP_CTRL , /*	BUS LPSR	3	*/ \
	CM7_DOMAIN, /*			
	UNASSIGNED, /*	CSSYS	5	for debug*/ \
	UNASSIGNED, /*	CSTRACE	6	for debug*/ \
	CM4_DOMAIN, /*	M4 SYSTICK	7	*/ \
	CM7_DOMAIN, /*	M7 SYSTICK	8	*/ \
	CM7_DOMAIN, /*			
	CM7_DOMAIN, /*	ADC2	10	*/ \
In 14 CLK POOT				

Figure 14. CLK_ROOT_CONFIGURATION_TABLE macro

Table 36. Power mode switch example CCM clock root configuration functions

Called functions	Description
CLOCK_ROOT_ControlBySetPointMode	Enables the Setpoint mode and applies the configured setpoint settings
CLOCK_ROOT_ControlByDomainMode	Enables the Domain mode and assigns the selected domain to the WHITE_LIST field



- If SP_CTRL is selected in the CLK_ROOT_CONFIGURATION_TABLE macro, this block of code is used to configure the required settings. According to the CLOCK_ROOT_X_SP_TABLE macro, the *CLOCK_ROOT_ControlBySetPointMode* function configures the appropriate clock root. If the Setpoint control mode is required for another clock root, another case must be added into this switch block.
- If CM7_DOMAIN or CM4_DOMAIN is selected in the CLK_ROOT_CONFIGURATION_TABLE macro, this block is used to configure the required settings. In this case, the clock root clock settings remain in the default state and if a change is required, this must be done by software. See Figure 15 for the clock root configuration example, which selects PLL3/2 as a source clock, sets the divider to 1, and enables the clock root clock output.

```
clock_root_config_t rootCfg = {0};
rootCfg.mux = kCLOCK_GPT1_ClockRoot_MuxSysPll3Div2;
rootCfg.div = 1;
rootCfg.clockOff = false;
CLOCK_SetRootClock(kCLOCK_Root_Gpt1, &rootCfg);
```

Figure 16. GPT1 clock root configuration

Table 37 shows the CCM clock roots initialization provided by the power mode switch example.

Table 37.	Power mode switch	example CCM	Clock root	configuration
10010 011			0100101000	oornigaraaorr

	CM7 clock root	CM4 clock root	BUS clock root	BUS_LPSR clock root
0	ARM_PLL	PLL3/2	PLL2_PFD3/2	PLL3/4
1	SYS_PLL1	PLL3_PFD3/1	PLL3/2	PLL3/3
2	SYS_PLL1	PLL3/2	PLL3/2	PLL3/4
3	SYS_PLL1	PLL3/4	PLL3/2	PLL3/8
4	ARM_PLL	PLL3/4	PLL2_PFD3/2	PLL3/8
5	SYS_PLL3/2	PLL3/4	PLL2_PFD3/4	PLL3/8
6	SYS_PLL3/2	PLL3/4	PLL2_PFD3/4	PLL3/8
7	RC400/2	RC400/4	RC400/4	RC400/8
8	RC_400M/2	RC400/4	RC400/4	RC400/8
9	RC_16M	RC400/4	RC_16M	RC400/8
10	RC_16M	RC_16M	RC_16M	RC_16M
11	RC_16M	RC400/2	RC_16M	RC400/4
12	RC_16M	RC400/4	RC_16M	RC400/8
13	RC_16M	RC_16M	RC_16M	RC_16M
14	RC_16M	RC_16M	RC_16M	RC_16M
15	RC_16M	RC_16M	RC_16M	RC_16M

5.5.2 Clock sources configuration

As mentioned in Clock sources (OSCPLLs), the clock sources support four types of control. The CLK_OSCPLL_CONFIGURATION_TABLE macro is defined in *chip_init_config.h*, which determines the clock sources configuration. See Figure 17.


<pre>*ctrlMode,</pre>	stbyValue ,	spValue	,	clock_level,		name,	inde.	x*/ `
UNASSIGNED	,OSC_RC_16M_STBY_VAL ,	OSC_RC_16M_SP_VAL	,	kCLOCK_Level1	}, /*	OSC_RC_16M	0	*/
SP_CTRL	,OSC_RC_48M_STBY_VAL ,	OSC_RC_48M_SP_VAL	,	kCLOCK_Level1	}, /*	OSC_RC_48M	1	*/
SP_CTRL	,OSC_RC_48M_STBY_VAL , ,OSC_RC_48M_DIV2_STBY_VAL,	OSC_RC_48M_DIV2_SP_VAI	Б,	kCLOCK_Level1	}, /*	OSC RC 48M DIV2	2	*/
SP_CTRL	,OSC_RC_400M_STBY_VAL ,	OSC_RC_400M_SP_VAL	,	kCLOCK_Level1	}, /*	OSC_RC_400M	3	*/
SP_CTRL	,OSC_24M_STBY_VAL ,	OSC_24M_SP_VAL		kCLOCK_Level1			4	*/
SP_CTRL	,OSC_24M_OUT_STBY_VAL ,	OSC_24M_OUT_SP_VAL	,	kCLOCK_Level1	}, /*	OSC 24M OUT	5 6	*/
SP_CTRL	, PLL_ARM_STBY_VAL ,	PLL_ARM_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_ARM	6	*/
SP_CTRL	, PLL_ARM_OUT_STBY_VAL ,	PLL_ARM_OUT_SP_VAL	,	kCLOCK_Level1	}, /*	PLL ARM OUT	7	*/
SP_CTRL	, PLL_528_STBY_VAL ,	PLL_528_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_ARM_OUT PLL_528	8	*/
SP_CTRL	, PLL_528_OUT_STBY_VAL ,	PLL_528_OUT_SP_VAL				PLL 528 OUT		
SP_CTRL	,PLL_528_PFD0_STBY_VAL ,	PLL_528_PFD0_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 528 PFD0	10	*/
SP_CTRL	, PLL_528_PFD1_STBY_VAL ,	PLL_528_PFD1_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 528 PFD1	11	*/
SP_CTRL	, PLL_528_PFD2_STBY_VAL ,	PLL_528_PFD2_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 528 PFD2	12	*/
SP_CTRL	, PLL_528_PFD3_STBY_VAL ,	PLL_528_PFD3_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 528 PFD3	13	*/
SP_CTRL	, PLL_480_STBY_VAL ,	PLL_480_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 480	14	*/
SP_CTRL	, PLL_480_OUT_STBY_VAL ,	PLL_480_OUT_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 480 OUT	15	*/
SP_CTRL	, PLL_480_DIV2_STBY_VAL ,	PLL_480_DIV2_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 480 DIV2	16	*/
SP_CTRL	, PLL_480_PFD0_STBY_VAL ,	PLL_480_PFD0_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 480 PFD0	17	*/
SP_CTRL	, PLL_480_PFD1_STBY_VAL ,	PLL_480_PFD1_SP_VAL	,	kCLOCK_Level1	}, /*	PLL 480 PFD1	18	*/
SP_CTRL	, PLL_480_PFD2_STBY_VAL ,	PLL_480_PFD2_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_480_PFD2	19	*/
SP_CTRL	,PLL_480_PFD3_STBY_VAL ,	PLL_480_PFD3_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_480_PFD3	20	*/
SP_CTRL	, PLL_1G_STBY_VAL ,	PLL_1G_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_1G	21	*/
SP_CTRL	, PLL_1G_OUT_STBY_VAL ,	PLL_1G_OUT_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_1G_OUT	22	*/
SP_CTRL	, PLL_1G_DIV2_STBY_VAL ,	PLL_1G_DIV2_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_1G_DIV2	23	*/
SP_CTRL	, PLL_1G_DIV5_STBY_VAL ,	PLL_1G_DIV5_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_1G_DIV5	24	*/
SP_CTRL	, PLL_AUDIO_STBY_VAL ,	PLL_AUDIO_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_AUDIO	25	*/
SP_CTRL	, PLL_AUDIO_OUT_STBY_VAL ,	PLL_AUDIO_OUT_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_AUDIO_OUT	26	*/
SP_CTRL	, PLL_VIDEO_STBY_VAL ,	PLL_VIDEO_SP_VAL	,	kCLOCK_Level1	}, /*	PLL_VIDEO	27	*/
SP CTRL	, PLL VIDEO OUT STBY VAL ,	PLL VIDEO OUT SP VAL		kCLOCK Level1	11 /*	PLL VIDEO OUT	28	*/

Figure 17. CLK_OSCPLL_CONFIGURATION_TABLE macro

- The first column of the CLK_OSCPLL_CONFIGURATION_TABLE macro determines the control mode used. It is possible to configure the UNASSIGNED mode, the SP_CTRL mode, and the CM7_CTRL or CM4_CTRL control modes (CPULPM mode).
- The second column determines if the clock source is enabled or disabled when the MCU enters system Standby. This column's settings are applied only if the SP_CTRL mode is selected for the appropriate clock source.
- The third column determines in which setpoint the clock source is enabled or disabled. This column's settings are applied only if the SP_CTRL mode is selected for the appropriate clock source.
- The fourth column determines if the clock source is enabled or disabled in a certain CPU mode (Run, Wait, Stop, and Suspend). This column's settings are applied only if the CM7_CTRL or CM4_CTRL mode is selected for the appropriate clock source.

Table 38. Power mode switch example CCM clock root configuration functions

Called functions	Description
CLOCK_OSCPLL_ControlBySetPointMode	Enables the Setpoint mode and applies the configured setpoint settings
CLOCK_OSCPLL_ControlByCpuLowPowerMod e	Enables the CPULPM mode, assigns the domain to the WHITE_LIST field, and sets the domain level



- If SP_CTRL is selected in the CLK_OSCPLL_CONFIGURATION_TABLE macro, this block of code configures the required settings. Before the setpoint mode control is applied, the function keeps the clock sources' initialization state aligned with the setpoint 0 state. This if/else block is optional. The *CLOCK_OSCPLL_ControlBySetPointMode* function configures the clock sources for all setpoints according to the CLK_OSCPLL_CONFIGURATION_TABLE macro settings.
- If CM7_CTRL or CM4_CTRL is selected in the CLK_OSCPLL_CONFIGURATION_TABLE macro, this block is used to configure the required settings. The *CLOCK_OSCPLL_ControlByCpuLowPowerMode* function configures the clock source settings according to the CLK_OSCPLL_CONFIGURATION_TABLE macro.

Table 39 shows the CCM clock sources initialization provided by the power mode switch example. The "+" symbol means that the clock source is enabled in the selected setpoint. The "-" symbol means that the clock source is disabled in the selected setpoint.

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
OSC _RC_ 16M	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

Table 39. Power mode switch example CCM Clock sources configuration visualization

Table continues on the next page...

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
OSC _RC_ 48M	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
OSC _RC_ 48M_ DIV2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
OSC _RC_ 400M	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	
OSC _24M	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
OSC _24M _CLK	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
ARM _PLL	+	+	+	+	+	-	-	-	-	-	-	-	-	-	-	-
ARM _PLL _CLK	+	+	+	+	+	-	-	-	-	-	-	-	-	-	-	-
SYS_ PLL2	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL2 _CLK	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL2 _PFD 0	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL2 _PFD 1	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL2 _PFD 2	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL2 _PFD 3	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-

Table 39. Power mode switch example CCM Clock sources configuration visualization (continued)

Table continues on the next page ...

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
SYS_ PLL3	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL3 _OU T	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL3 _DIV 2	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL3 _PFD 0	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL3 _PFD 1	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL3 _PFD 2	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL3 _PFD 3	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
SYS_ PLL1	-	+	+	+	-	-	-	-	-	-	-	-	-	-	-	-
SYS_ PLL1 _CLK	-	+	+	+	-	-	-	-	-	-	-	-	-	-	-	-
SYS_ PLL1 _DIV 2	-	+	+	+	-	-	-	-	-	-	-	-	-	-	-	-
SYS_ PLL1 _DIV 5	-	+	+	+	-	-	-	-	-	-	-	-	-	-	-	-
AUDI O_PL L	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-

Table 39. Power mode switch example CCM Clock sources configuration visualization (continued)

Table continues on the next page...

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
AUDI O_PL L_CL K	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
VIDE O_PL L	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-
VIDE O_PL L_CL K	+	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-

Table 39. Power mode switch example CCM Clock sources configuration visualization (continued)

When the system standby is entered, all clock sources are disabled in the Power mode switch example. See *setpoint_table_def.h* and find the section with the Clock sources STBY_VAL values, for example #define OSC_RC_16M_STBY_VAL.

5.5.3 Module clocks configuration

As mentioned in Module clocks (LPCGs), the module clocks support four types of control. The

CLK_LPCG_CONFIGURATION_TABLE macro is defined in *chip_init_config.h*, which determines the module clocks configuration. Because there are 137 module clocks defined in the macro, the figure below shows only a few module clocks settings. Table 11 contains the list of module clocks supported by the Setpoint control mode. The module clocks, which do not support the Setpoint control mode, can be controlled by the CPU state or they can be UNASSIGNED.

#define CLK	_LPCG_CONFIGURA	TION_TABLE \			
{/*ctrlMode	, stbyValue,	spValue,	clock_level, name,	index	*/ \
{ CM7_CTRL	, NA	, NA	<pre>,kCLOCK_Level1 }, /* M7</pre>	0	*/ \
{ CM4_CTRL	, NA	, NA	,kCLOCK_Levell }, /* M4	1	*/ \
{ SP_CTRL	,0x0000	,0xffff	,kCLOCK_Level2 }, /* SIM_M7	2	*/ \
{ SP_CTRL	,0x0000	,0xffff	,kCLOCK_Level2 }, /* SIM_M	3	*/ \
{ SP_CTRL	,0x0000	,0xffff	<pre>,kCLOCK_Level2 }, /* SIM_DISP</pre>	4	*/ \
{ SP_CTRL	,0x0000	,0xffff	,kCLOCK_Level2 }, /* SIM_PER	5	*/ \
{ SP_CTRL	,0x0000	,0xffff	,kCLOCK_Level2 }, /* SIM_LPSR	6	*/ \
{ SP_CTRL	,0xffff	,0xffff	<pre>,kCLOCK_Level2 }, /* ANADIG</pre>	7	*/ \
{ SP_CTRL	,0xffff	,0xffff	<pre>,kCLOCK_Level2 }, /* DCDC</pre>	8	*/ \
{ SP_CTRL	,0xffff	,0xffff	,kCLOCK_Level2 }, /* SRC	9	*/ \
{ SP_CTRL	,0xffff	,0xffff	<pre>,kCLOCK_Level2 }, /* CCM</pre>	10	*/ \
{ SP_CTRL	,0xffff	,0xffff	,kCLOCK_Level2 }, /* GPC	11	*/ \
{ SP_CTRL	,0xffff	,0xffff	,kCLOCK_Level2 }, /* SSARC	12	*/ \
{ CM7_DOMA	IN ,NA	, NA	,kCLOCK_Level2 }, /* SIM_R	13	*/ \
{ CM7_DOMA	IN ,0x0000	,0x07ff	,kCLOCK_Level4 }, /* WDOG1	14	*/ \
{ CM7_DOMA	IN ,0x0000	,0x07ff	,kCLOCK_Level4 }, /* WDOG2	15	*/ \
{ CM7_DOMA	IN ,0x0000	,0x07ff	,kCLOCK_Level4 }, /* WDOG3	16	*/ \
{ CM4_DOMA	IN ,0x0000	,0x07ff	,kCLOCK_Level4 }, /* WDOG4	17	*/ \
{ CM7_DOMA	IN ,0x0000	,0x07ff	,kCLOCK_Level2 }, /* EWM	18	*/ \
{ CM4_DOMA	IN ,0x0000	,0x07ff	,kCLOCK_Level2 }, /* SEMA	19	*/ \
{ CM7_DOMA	IN ,NA	, NA	,kCLOCK_Level4 }, /* MU_A	20	*/ \
{ CM4_DOMA	IN ,NA	, NA	,kCLOCK_Level4 }, /* MU_B	21	*/ \
{ CM7_DOMA	IN ,NA	, NA	<pre>,kCLOCK_Level2 }, /* EDMA</pre>	22	*/ \
{ CM4_DOMA	IN ,NA	, NA	,kCLOCK_Level2 }, /* EDMA_LPSR	23	*/ \
{ SP_CTRL	,0x0000	,0xffff	,kCLOCK_Level2 }, /* ROMCP	24	*/ \
{ SP_CTRL	,0x0000	,0xffff	,kCLOCK_Level2 }, /* OCRAM	25	*/ \
{ CM7_DOMA	IN ,0x0000	,0xffff	<pre>,kCLOCK_Level2 }, /* FLEXRAM</pre>	26	*/ \
{ SP_CTRL	,0x0000	,0xffff	<pre>,kCLOCK_Level2 }, /* LMEM</pre>	27	*/ \
{ CM7_DOMA	IN ,0x0000	,0x07ff	<pre>,kCLOCK_Level2 }, /* FLEXSPI1</pre>	28	*/ \
{ CM7_DOMA	IN ,0x0000	,0x07ff	<pre>,kCLOCK_Level2 }, /* FLEXSPI2</pre>	29	*/ \
{ CM4_DOMA	IN ,0x0000	,0x07ff	,kCLOCK_Level2 }, /* RDC	30	*/ \

 The first column of the CLK_LPCG_CONFIGURATION_TABLE macro is used to determine what control mode is used for the appropriate module clock. CM7_DOMAIN or CM4_DOMAIN can be used for every module clock, SP_CTRL is only supported by some of the module clocks.

- The second column determines if the module clock is enabled or disabled when the MCU enters the system Standby. This column is defined only when the module clock supports the Setpoint control mode. This column's settings are applied only if the SP_CTRL mode is selected for the appropriate clock source.
- The third column determines in which setpoint the module clock is enabled or disabled. This column is defined only when the module clock supports the Setpoint control mode. This column's settings are applied only if the SP_CTRL mode is selected for the appropriate clock source.
- The fourth column determines if the module clock is enabled or disabled in a certain CPU mode (Run, Wait, Stop, and Suspend). This column's settings are applied only if the CM7_DOMAIN or CM4_DOMAIN mode is selected for the appropriate module clock.

Table 40. Power mode switch example CCM module clocks configuration functions

Called functions	Description						
CLOCK_LPCG_ControlBySetPointMode	Enables the Setpoint mode and applies the configured setpoint settings						
Table continues on the next name							

Table continues on the next page...

Table 40.	Power mode	switch example	CCM module	clocks configuration	functions (continued)

Called functions	Description
CLOCK_LPCG_ControlByCpuLowPowerMod e	Enables the CPULPM mode, assigns the domain to the WHITE_LIST field, and sets the domain level

	<pre>if (lpcgCfg[index].ctrlMode == SP_CTRL) { if (!CLOCK_LPCG_IsSetPointImplemented((clock_lpcg_t)index)) { </pre>	1
	<pre>assert(0); } CLOCK_LPCG_ControlBySetPointMode((clock_lpcg_t)index, lpcgCfg[index] }</pre>	.spValue, lpcgCfg[index].stbyValue);
	<pre>else if (lpcgCfg[index].ctrlMode == CM7_DOMAIN) { CLOCK_LPCG_ControlByCpuLowPowerMode((clock_lpcg_t)index, CM7_DOMAIN,</pre>	lpcgCfg[index].level,
_	<pre>} SINGLE_CORE_M7 else if (lpcgCfg[index].ctrlMode == CM4_DOMAIN) { CLOCK_LPCG_ControlByCpuLowPowerMode((clock_lpcg_t)index, CM4_DOMAIN,</pre>	2 lpcgCfg[index].level,

- If SP_CTRL is selected in the CLK_LPCG_CONFIGURATION_TABLE macro, this block of code configures the required settings. The *CLOCK_LPCG_ControlBySetPointMode* function configures the module clocks for all setpoints according to the CLK_LPCG_CONFIGURATION_TABLE macro settings.
- If CM7_DOMAIN or CM4_DOMAIN is selected in the CLK_LPCG_CONFIGURATION_TABLE macro, this block configures the required settings. The *CLOCK_LPCG_ControlByCpuLowPowerMode* function configures the module clocks settings according to the CLK_LPCG_CONFIGURATION_TABLE macro.

The visualization table for the module clocks is not included in the document, because it is too long. The same rules are applied for the module clocks' settings, as described in Clock sources configuration. The visualization table can be easily built according to these rules.

5.5.4 CCM configuration tips

- It is recommended to start the configuration with the clock sources, because all other CCM settings are dependent on the clock sources.
- OSC_24M and OSC_24M_CLK are tied together. OSC_24M_CLK is the output of OSC_24M. If OSC_24M is disabled, OSC_24M_CLK cannot be used. The same settings should be used for both clock sources.
- The same situation as that described above can be applied for the PLL settings. If the PLL clock is disabled, the PLL_PFD clock must be disabled too.
- When the clock source is disabled in a certain setpoint or CPU state, this clock source must not be used as a source clock for any clock root. Always check which clock sources are enabled and only these can be used in the clock roots in the appropriate setpoints or CPU states.
- During CLK_LPCG_CONFIGURATION_TABLE definition, it is necessary to check if the appropriate clock root is enabled. If the appropriate clock root is disabled, the module clock must be disabled too.

• Not all module clocks can be disabled for correct MCU functionality.

5.6 PMU_InitConfig()

PMU_InitConfig is used to configure settings like LDOs and body bias. This function is based on a set of configuration macros and functions which provides the required settings. All configuration macros are placed in *setpoint_table_def.h.* Figure 20 lists some of the macros defined for the PMU.

// PMU			
#define	PMU_BG_SP_VAL		Oxffff
<pre>#define</pre>	PMU_FBB_SP_VAL		0x000e
<pre>#define</pre>	PMU_RBB_SOC_SP_VAL		0x0500
<pre>#define</pre>	PMU_RBB_LPSR_SP_VAL		0x8000
<pre>#define</pre>	PMU_LDO_PLL_EN_SP_VAL		0x007f
<pre>#define</pre>	PMU_LDO_ANA_EN_SP_VAL		0xf800
<pre>#define</pre>	PMU_LDO_ANA_LP_MODE_SP_V	AL	Oxffff
<pre>#define</pre>	PMU_LDO_ANA_TRACKING_EN_	SP_VAL	(~PMU_LDO_ANA_EN_SP_VAL)
<pre>#define</pre>	PMU_LDO_ANA_BYPASS_EN_SP	VAL	(~PMU_LDO_ANA_EN_SP_VAL)
<pre>#define</pre>	PMU_LDO_DIG_EN_SP_VAL		0xf8lc
<pre>#define</pre>	PMU_LDO_DIG_LP_MODE_SP_V	AL	Oxffff
<pre>#define</pre>	PMU_LDO_DIG_TRACKING_EN_	SP_VAL	(~PMU_LDO_DIG_EN_SP_VAL)
<pre>#define</pre>	PMU_LDO_DIG_BYPASS_EN_SP	_VAL	(~PMU_LDO_DIG_EN_SP_VAL)
#define	PMU_BG_STBY_VAL	0xffff	
<pre>#define</pre>	PMU_FBB_STBY_VAL	0xffff	
<pre>#define</pre>	PMU_RBB_SOC_STBY_VAL	0xffff	
<pre>#define</pre>	PMU_RBB_LPSR_STBY_VAL	0xffff	
<pre>#define</pre>	PMU_LDO_PLL_EN_STBY_VAL	0xffff	
<pre>#define</pre>	PMU_LDO_ANA_EN_STBY_VAL	0xffff	
<pre>#define</pre>	PMU_LDO_DIG_EN_STBY_VAL	0xffff	

Figure 20. PMU configuration macros

Table 41	. Power mode	switch example	PMU configuration	n functions
----------	--------------	----------------	-------------------	-------------

Called functions	Allowed modules	Description
PMU_GPCEnableBodyBias	kPMU_FBB_CM7, kPMU_RBB_SOC, kPMU_RBB_LPSR	Enables or disables the selected body bias according to the provided setpoint map
PMU_GPCEnableLdo	kPMU_PIILdo, kPMU_LpsrAnaLdo, kPMU_LpsrDigLdo	Enables or disables the selected LDO according to the provided setpoint map
PMU_GPCSetLdoOperateMode	kPMU_LpsrAnaLdo, kPMU_LpsrDigLdo	Selects the LDO operate mode according to the provided setpoint map
PMU_GPCEnableLdoTrackingM ode	kPMU_LpsrAnaLdo, kPMU_LpsrDigLdo	Enables or disables the Tracking mode for a selected LDO according to the provided setpoint map
PMU_GPCEnableLdoBypassMo de	kPMU_LpsrAnaLdo, kPMU_LpsrDigLdo	Enables or disables the Bypass mode for a selected LDO according to the provided setpoint map

Table continues on the next page ...


PMU_GPCEnableBandgap		Enables or disables the PMU Bandgap according to the provided setpoint map
PMU_GPCEnableBodyBiasStan dbyMode	kPMU_FBB_CM7, kPMU_RBB_SOC, kPMU_RBB_LPSR	Enables or disables the selected body bias when the System standby is active according to the provided setpoint map
PMU_GPCEnableLdoStandbyM ode	kPMU_PIILdo, kPMU_LpsrAnaLdo, kPMU_LpsrDigLdo	Enables or disables the selected LDO when the System standby is active according to the provided setpoint map
PMU_GPCEnableBandgapStan dbyMode		Enables or disables the PMU Bandgap when the System standby is active according to the provided setpoint map
PMU_GPCSetLpsrDigLdoTarge tVoltage		Sets the Dig LDO target output voltage according to the provided configuration
PMU_SetLpsrDigLdoControlMo de		
PMU_SetLpsrAnaLdoControlMo de		
PMU_SetPIILdoControlMode		Selects between the software and hardware control modes
PMU_SetBandgapControlMode		
PMU_SetBodyBiasControlMode	kPMU_FBB_CM7, kPMU_RBB_SOC, kPMU_RBB_LPSR	

 Table 41. Power mode switch example PMU configuration functions (continued)

After the power-on reset, the body bias control and all LDOs' control is set to the software control mode. The body bias is disabled by default and all LDOs are enabled after power on reset.

The figure below shows the steps of the PMU configuration used in the Power mode switch example.

- 1. Select in which setpoints are the FBB and RBB enabled. Note that the FBB and RBB cannot be enabled together in one setpoint.
- 2. Enable the required LDOs and the related LDO features for all setpoints.
- 3. Select in which setpoints are the FBB, RBB, and LDOs enabled when the system standby is active.
- 4. Adjust the Dig LDO output voltage in all setpoints.
- 5. Switch all PMU modules into the hardware control mode.



Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
BG	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
FBB	-	+	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FBB_ STB Y	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RBB_ SOC	-	-	-	-	-	-	-	-	+	-	+	-	-	-	-	-

Table 42. Power mode switch example PMU configuration visualization

Table continues on the next page...

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
_LPS R																
RBB_ LPS R	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	+
LDO_ EN_P LL	+	+	+	+	+	+	-	-	-	-	-	-	-	-	-	-
LDO_ ANA_ EN	-	-	-	-	-	-	-	-	-	-	-	+	+	+	+	+
LDO_ ANA_ LP_M ODE	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
LDO_ ANA_ TRA CKIN G_E N	-	-	-	-	-	-	-	-	-	-	-	+	+	+	+	+
LDO_ ANA_ BYP ASS_ EN	-	-	-	-	-	-	-	-	-	-	-	+	+	+	+	+
LDO_ DIG_ EN	+	+	-		+	+	-	+	+	+	+	-	+	+	+	+
LDO_ DIG_ LP_M ODE	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
LDO_ DIG_ TRA CKIN G_E N	+	+	-	-	+	+	-	+	+	+	+	-	+	+	+	+
LDO_ DIG_ BYP	+	+	-	-	+	+	-	+	+	+	+	-	+	+	+	+

Table 42. Power mode switch example PMU configuration visualization (continued)

Table continues on the next page ...

Setp oint	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ASS_ EN																
BG_ STB Y	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FBB_ STB Y	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RBB_ SOC _LPS R_ST BY	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RBB_ LPS R_ST BY	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
LDO_ PLL_ EN_S TBY	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
LDO_ ANA_ EN_S TBY (HP/L P mode)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
LDO_ DIG_ EN_S TBY (HP/L P mode)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Table 42. Power mode switch example PMU configuration visualization (continued)

The "+" symbol signalizes that the feature is enabled in the selected setpoint. The "-" symbol signalizes that the feature is disabled in the selected setpoint.

The "+" symbol signalizes that the LDO ANA and LDO DIG are in the low-power mode when the system standby is entered.

The "-" symbol signalizes that the LDO ANA and LDO DIG are in the high-power mode when the system standby is entered. This is applicable to the last two lines of the table.

5.6.1 PMU configuration tips

- When the FBB is enabled in a certain setpoint, the RBB must be always disabled in the same setpoint. Always ensure that the FBB and RBB are not enabled together in the same setpoint.
- If 1 GHz without ECC or 800 MHz with ECC is the required frequency for the M7 core, the FBB must be enabled.
- The PLL LDO must be enabled in the setpoints that use any PLLs. If no PLLs are used, the PLL LDO can be disabled.
- The ANA LDO must be enabled in all setpoints where the DCDC is disabled. In this case, only the LPSR domain is
 powered.
- The ANA LDO can be enabled even if the DCDC is enabled in the same setpoint. This configuration makes sense when different VDD1P8 voltages are required for the SoC and LPSR power domains.
- The DIG LDO must be enabled in all setpoints where the DCDC or DCDC_DIG are disabled.
- The DIG LDO can be enabled even if the DCDC is enabled in the same setpoint. This configuration makes sense when different VDD1P0 voltages are required for the SoC and LPSR power domains.
- When the ANA LDO and DIG LDO tracking is enabled, force the low-power mode to disable. The tracking enable should happen before the bypass enable and the tracking disable should happen after the bypass disable. See chapter 17.3.2 Control Mode in the Reference Manual for all information about the LDO and body bias settings.

6 Setpoint and CPU mode transition

The *PowerModeTransition* function is implemented in *lpm.c* for the setpoint transition and CPU mode change. This function calls *GPC_CM_RequestSleepModeSetPointTransition* and *CpuModeTransition*, which execute a complete mode transition.

There are five parameters required by the function.

- 1. cpuMode The CPU mode that the core transitions to.
- 2. sleepSP The setpoint that the CPU wants the system to transit to in the next CPU platform sleep sequence.
- 3. wakeupSP The setpoint that the CPU wants the system to transit to in the next CPU platform wakeup sequence.
- 4. wakeupSel 0: the system goes to the "wakeupSp" setpoint.
 - 1: the system goes back to the setpoint before entering the low-power mode.
- 5. **stbyEn** true means that a standby request is asserted to the GPC when the CPU enters the low-power mode.

See functions *TypicalSetPointTransition* and *CpuModeSwitchInSetPoint* in the Power mode switch example for a basic overview of how the setpoint transition and the CPU mode change can be implemented. Note that the *TypicalSetPointTransition* function switches between the setpoints and CPU modes already defined in the example code. When a custom setpoint configuration is created or when other than the default setpoints are used, the *TypicalSetPointTransition* function must be updated.

For all supported setpoints transitions, run the Power mode switch example code.

How To Reach Us Home Page: nxp.com Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 03/2021 Document identifier: AN13148

arm