PowerQUICC® III Processor with DDR2, PCI, PCI Express®, Serial RapidIO, SerDes, 1 GB Ethernet, Security
Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
PowerQUICC® III Processor with DDR2/3, Pattern Matching Engine, PCI Express®
- This page contains information on a product that is not recommended for new designs.
MPC8572 device is "Not recommended for new designs", please use the replacement families Power Architecture (T1040 ,T1042), T4080), Arm Architecture (LS1026, LS2044).
NXP’s next-generation PowerQUICC® III integrated communications processors are designed to provide solutions for symmetrical and asymmetrical multi-core systems. Based on the scalable e500 processor and system-on-chip (SoC) platform, they deliver dual-core gigahertz plus processing performance with advanced content processing and security features.
The MPC8572E family of processors offers clock speeds from 1.2 GHz up to 1.5 GHz, combining two powerful e500 processor cores built on Power Architecture® technology, enhanced peripherals and high-speed interconnect technology to balance processor performance with I/O system throughput. These processors also contain application acceleration blocks such as a table lookup unit (TLU) that offloads complex table searches and header inspections, a pattern-matching engine to handle regular expression matching with a deflate engine to manage file decompression and a security engine that accelerates crypto operations in IPsec and SSL/TLS for VPNs.
Based on NXP®.s 90 nm silicon-on-insulator (SOI) copper interconnect process technology, the MPC8572E is designed to deliver higher performance with lower power dissipation. The MPC8572E processors provide a significant performance increase and represent continuous innovation from the popular PowerQUICC family. With uncompromising integration, the MPC8572E platform builds on the embedded core performance of Power Architecture technology and adds new features to enhance traffic management and security acceleration.
Support for high-speed interfaces on the MPC8572E enables scalable connectivity to network processors and/or ASICs in the data plane while the MPC8572E platform handles complex, computationally demanding control plane processing tasks. These processors include dual memory controllers supporting DDR2 and DDR3 for future proofing and error correction codes for high reliability, enhanced Gigabit Ethernet (GbE) support and double precision floating point.
Product Details
Features
- Dual e500 Power Architecture cores scaling to 1.5 GHz
- 1 MB L2 cache/SRAM with I/O stashing
- 32 KB I/D L1 cache per core
- Dual integrated DDR2/DDR3 SDRAM memory controllers
- 64-bits (72-bits with ECC) per controller
- to 800 MHz datarate
- Four integrated Ethernet controllers (enhanced TSEC)
- 10/100/1000 support
- TCP/UPD offload
- Quality of service support
- IEEE® 1588 support
- Lossless flow control
- SGMII interfaces
- Single 10/100 fast Ethernet controller (FEC) with MII (muxed)
- TLU offloading complex table searches
- Pattern matching engine searches for regular expressions within packet payloads
- Includes packet deflate engine to expose zipped payloads
- Security engine
- DES, 3DES, MD-5, SHA-1/2, AES, RSA, RNG, Kasumi F8/F9 and ARC-4 encryption algorithms
- PCI Express®
- Serial RapidIO®
- 32-bit local bus running up to 133 MHz
- Dual I²C, Dual DMA, DUART, multiprocessor interrupt controller, IEEE1149.1 JTAG test access port
- 1023-pin FC-PBGA package
- This product is included in NXP®.s product longevity program, with assured supply for a minimum of 10 years after launch
Target Markets
Use a dual core device for higher performance with symmetric multiprocessor (SMP); to collapse two non-SMP operation systems (either homogenous or heterogeneous) onto one device; for split control and data plane applications; for adding services/applications on Linux next to an existing OS; for later in-field upgrade to higher performance by turning on the second core; for in-field “hot swap” OS upgrade by loading new OS to second core before putting first core with old OS into sleep mode.
- Networking (switches and routers)
- Linecard controller
- Linecard control plane
- Linecard combined control and data plane
- Shelf controller
- Centralized processing resource
Telecom
- AMC card
- Controller on ATCA Carrier Card
- Control card for NodeB, BTS, WCDMA, 4G LTE, WiMax
- General purpose compute blade
- Industrial
- Robotics
- Test/measurement Networking/telecom
- Single board computers
- Military/industrial applications
Related products
High-performance Dual Core Processor
Buy/Parametrics
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Documentation
Quick reference to our documentation types.
1-10 of 59 documents
Compact List
Application Note (33)
-
Understanding SYSCLK Jitter[AN4056]
-
PowerQUICC™ Data Cache Coherency[AN3544]
Application Note Software (3)
Data Sheet (1)
-
MPC8572E PowerQUICC® III Integrated Processor Hardware Specifications[MPC8572EEC]Featured
Fact Sheet (1)
-
MPC8572E PowerQUICC® ® III Processor - Fact Sheet[MPC8572FS]Featured
Package Information (1)
Quick Reference Guide (1)
-
MPC8572DS Development System Configuration Guide[MPC8572ECFG]
Reference Manual (6)
-
Embedded Multicore: An Introduction[EMBMCRM]
-
PowerPC ™ e500 Core Family - Reference Manual[E500CORERM]
-
MPC8572E Reference Manual[MPC8572ERM]Featured
Supporting Information (2)
User Guide (2)
-
MPC8572 Development System User’s Guide[MPC8572DSUG]
-
MPC8572DS (Whitefin) Development System Errata[MPC8572DSBE]
White Paper (9)
-
Understanding Cryptographic Performance[CRYPTOWP]
-
Comparison of DDRx and SDRAM[DDRSDRAMWP]
-
Designing IDS/IPS with the PowerQUICC®® III MPC8572E[PQMPC8572EWP]
-
Designing UTM with the PowerQUICC®® III MPC8572E[UTMMPC8572EWP]
-
Designing Firewall/VPN with the PowerQUICC® III MPC8572E[FIREWALLVPNWP]
-
Multi-Core Microprocessors in Embedded Applications[MULTICOREWP]
Design Resources
Hardware
Quick reference to our
board types.
2 hardware offerings
-
Emulators, Probes, and ProgrammersPower Architecture® processor ( COP ) Probe Tips for CodeWarrior® TAP
Active -
Emulators, Probes, and ProgrammersCodeWarrior® TAP
Software
Quick reference to our software types.
2 software files
-
Configuration Tools
UPM Tool for PowerQUICC® II Pro and PowerQUICC III Processors
-
Development IDEs and Build Tools
CodeWarrior® Development Suites for Networked Applications
Note: For better experience, software downloads are recommended on desktop.
Engineering Services
To get further assistance directly from NXP, please see our Engineering Services.
1-5 of 6 engineering services
-
Independent Design House (IDH)
Signal Integrity analysis
-
Independent Design House (IDH)
Android and Linux Engineering Support
-
Independent Design House (IDH)
Android & Linux Design Services
-
Independent Design House (IDH)
Turn-Key Product Design Services
-
Independent Design House (IDH)
Wireless and Antenna Design
To find additional partner offerings that support this product, visit our Partner Marketplace.
Training
1-5 of 9 trainings
-
On-Demand
INTEGRITY Training
-
On-Demand
PHX-MPC85xx
-
On-Demand
Microware OS-9 RTOS insights
-
On-Demand
PHX-MPC853x
-
On-Demand
PHX-MPC8572E
-
On-Demand
PHX-MPC854x