Dual-Supply Translating Transceiver (Auto-Direction Sensing, Three-State)
Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
Layerscape® 1021A Dual-Core Processor with LCD Controller
The LS1 family, which includes the LS1021A communications processor, is built on Layerscape architecture, the industry's first software-aware, core-agnostic networking architecture to offer unprecedented efficiency and scale.
A member of the value-performance tier, the LS1021A processor provides extensive integration and power efficiency for fanless, small form factor enterprise networking applications. Incorporating dual Arm® Cortex®-A7 cores running up to 1.2 GHz, the LS1021A processor is engineered to deliver CoreMark® performance of over 7,000, as well as virtualization support, advanced security features and the broadest array of high-speed interconnects and optimized peripheral features ever offered in a sub-3 W processor.
The LS1021A processor features an integrated LCD controller, CAN controller for implementing industrial protocols, DDR3L/4 running up to 1600 MHz, integrated security engine and QUICC Engine® and ECC protection on both L1 and L2 caches. The LS1021A processor is pin- and software-compatible with the LS1020A and LS1022A processors.
Layerscape processors are part of NXP's EdgeVerse™ edge computing platform.
Product Details
Features
Core Complex
- Dual Arm v7 Cortex®-A7 32-bit cores, each supporting dual precision floating point and NEON SIMD module running up to 1.2 GHz
- 32 KB instruction and data L1 cache with single bit error detection and correction, ECC protection on both instruction and data caches
- Up to 512 KB coherent L2 cache with single bit error detection and correction, ECC protection
Networking Elements
- SerDes 4 lanes at up to 6 GHz
- Supports SGMII, PCIe® and SATA
- Ethernet
- Three virtualized enhanced triple-speed Ethernet controllers (VeTSEC) supporting SGMII (up to 2), RGMII, RMII, MII
- Support IEEE® 1588
- Twin PCIe Gen2 controllers
- Supporting up to 5G/tps in 1-lane, 2-lane, or 4-lane (with a single controller)
- MSI supported
- Four FlexCAN controllers
Accelerators and Memory Control
- DDR memory controller supports DDR3L and DDR4 at up to 1600 MHz
- 8-bit, 16-bit, 32-bit memory supported, with ECC support
- Security Engine (SEC5.4) features five cryptographic hardware acceleration modules, true random number generator, hashing and CRC unit
Basic Peripherals and Interconnect
- Arm Cache Coherent Interconnect (CCI400)
- Arm AMBA 4 MPCore Virtualization
- Integrated Flash controller supporting 16-bit interface
- QuadSPI Flash controller
- USB3.0 superspeed controller with integrated PHY, supporting OTG, Host and Device modes
- USB2.0 controller supporting OTG, Host and Device modes
- SD/MMC controller
- SATA3 controller supporting 6G/tps
- 3x I²C
- 2x SPI
Additional Features
- LCD display controller
We recommend the following Power Management IC for LS1021A Processors
Select the specifications below to find the perfect fit for your design
| PMIC Part Number | Description | External Memory Voltage (V) | Ambient Operating Temperature (Min-Max) (°C) | Qualification Tier |
|---|---|---|---|---|
| MC34VR500V1ES | Regulator, Buck, Quad with up to 4.5A Output and Triple User-programmable LDOs, QFN 56 | 1.35 | -40 to 105 | Industrial |
| MC34VR500V2ES | Regulator, Buck, Quad with up to 4.5A Output and Factory programmed LDOs, QFN 56 | 1.35 | -40 to 105 | Industrial |
Related products
Low-Ohmic Four-Pole Double-Throw Analog Switch
USB PD and Type-C Current-Limited Power Switch
Bidirectional High-Side Power Switch for Charger and USB‑OTG Combined Applications
Low-Voltage Translating 16-Bit I²C-Bus/SMBus I/O Expander
Bidirectional Voltage Level Translator for Open-Drain and Push-Pull Applications
Buy/Parametrics
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Documentation
Quick reference to our documentation types.
1-10 of 33 documents
Compact List
Application Note (22)
-
Thermal Management Unit Usage[AN12310]
-
AN4878, LS1021A Design Checklist[AN4878]
Data Sheet (1)
-
LS1021A Data Sheet[LS1021A]
Errata (1)
-
LS1021/20/22 Errata[LS1021_20_22-ERRATA-LINK]
Fact Sheet (1)
-
LS1021A - Fact Sheet[LS1021AFS]Featured
Product Brief (1)
Reference Manual (3)
Supporting Information (1)
White Paper (3)
Design Resources
Hardware
Quick reference to our
board types.
5 hardware offerings
-
Evaluation and Development BoardsLayerscape LS1021A Tower® System ModuleFeatured
Active -
Reference DesignTime-Sensitive Networking Solution for Industrial IoTFeatured
-
Reference DesignLS1021A-IoT Gateway Reference DesignFeatured
-
Additional hardware available. View our featured partner solutions.
-
Emulators, Probes, and ProgrammersLS Processor Probe Tips for CodeWarrior TAP
Active -
Emulators, Probes, and ProgrammersCodeWarrior® TAP
.png?imwidth=300)
.png?imwidth=300)
Software
Quick reference to our software types.
4 software files
-
BSPs and Device Drivers
Layerscape Linux Distribution POCFeatured
-
Development IDEs and Build Tools
CodeWarrior® Development Suites for Networked ApplicationsFeatured
-
BSPs and Device Drivers
Linux® SDK for QorIQ® Processors
-
Additional software available. View our featured partner solutions.
-
OS and RTOS
Real-Time Edge Software
Note: For better experience, software downloads are recommended on desktop.
Engineering Services
To get further assistance directly from NXP, please see our Engineering Services.
1-5 of 18 engineering services
-
Independent Design House (IDH)
Tailored Solutions
-
Independent Design House (IDH)
Schematic Integrity AI Analysis
-
Independent Design House (IDH)
Microprocessor systems hardware design
-
Independent Design House (IDH)
Android and Linux Engineering Support
-
To find additional partner offerings that support this product, visit our Partner Marketplace.
Training
2 trainings