The LPC43S70FET100 is a Arm Cortex-M4 based microcontroller for embedded applications
which includes an Arm Cortex-M0 coprocessor and an Arm Cortex-M0 subsystem for
managing peripherals, 282 kB of SRAM, advanced configurable peripherals such as the
State Configurable Timer (SCTimer/PWM) and the Serial General Purpose I/O (SGPIO)
interface, security features with AES engine, two High-speed USB controllers, Ethernet,
an external memory controller, and multiple digital and analog peripherals including
a high-speed 12-bit ADC. The LPC43S70FET100 operates at CPU frequencies of up to 204 MHz.
The Arm Cortex-M4 is a 32-bit core that offers system enhancements such as low power
consumption, enhanced debug features, and a high level of support block integration. The
Arm Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with
separate local instruction and data buses as well as a third bus for peripherals, and
includes an internal prefetch unit that supports speculative branching. The Arm Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A
hardware floating-point unit is integrated in the core. The Arm Cortex-M4 with
floating-point unit is often referred to as M4F.
The LPC43S70FET100 includes an application Arm Cortex-M0 coprocessor and a second Arm Cortex-M0 subsystem for managing the SGPIO and SPI peripherals. The Arm Cortex-M0
core is an energy-efficient and easy-to-use 32-bit core which is code- and tool-compatible
with the Cortex-M4 core. Both Cortex-M0 cores offer up to 204 MHz performance with a
simple instruction set and reduced code size. The Cortex-M0 does not support hardware
multiply.
