




Motorola SPS TSPG -TECD ColdFire Group		
Title	Validation Board for MCF547x & MCF548x Microprocessors	
Size B	Document Number 63A11380S - Flex bus address latches	Rev 1.0
Date:	Wednesday, November 26, 2003	Sheet 2 of 18



Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
A	63A11380S - CAN bus transceivers	1.0
Date:	Wednesday, December 17, 2003	Sheet 3 of 18




NOTE: JP7 is required for some legacy BDM cables that connect pins 9 & 25 of the BDM interface internally. More recent cables support both core & I/O voltages. Please check with your BDM cable supplier.





NOTE: 4.7K pull up resistors are used on signals /BKPT, DSCLK, DSI, DSO & /RSTI. A 1K pull up is used for -TA. See page 14 of the schematics.


IMPORTANT NOTE: ONLY 3.3V BDM debugging cables can be used with MCF547x/8x processors.

Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
A	63A11380S - BDM/JTAG connector	1.0
Date:	Wednesday, December 17, 2003	Sheet 6 of 18











Motorola SPB TSPG-TECD ColdFire Group			
Title	Validation Board for the MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev	
C	63A113805 - Logic Analyser connectors	1.0	
Date	Saturday, January 17, 2004	Sheet	10 of 18



NOTE: PCI slot 3 uses /PCI_REQ3 & /PCI_GNT3 signals and PCI slot 4 uses /PCI_REQ4 & /PCI_GNT4 signals. PCI slot 3 has IDSEL connected to PCI_AD19 and PCI slot 4 has IDSEL connected to PCI_AD20. Both PCI connectors are setup for 3.3V operation and +12V is supplied via P3 (sheet 11) to each PCI connector. Finally, JTAG is unusable on both PCI connectors.



Motorola SPS TSPG - TED ColdFire Group			
Title Validation Board for MCF547x & MCF548x Microprocessors			
Size C	Document Number 63A113805 - Second 2x PCI bus connectors		Rev 1.0
Date:	Sunday, January 18, 2004	Sheet	12 of 18

NOTE: place the circuit bounded by the dotted line as close as possible to pin A19 on the CPU - sheet 4 U5. Forming a filter for the PLL of U5.

DC voltage input range +7 to +14V & 1.5A min.

Power Jack Connector - 2.1mm diameter

Switchcraft RAPC712

2-way Bare Wire Power Connector



Aug 25 2002

J24

+12V
GND
GND
+5V


PC disk drive power connector

NOTE: the positive terminal of each power connector must be shown on the silkscreen of the PCB



NOTE: VREF = 1.25V or 1.65V (Half of selected supply)
VSense = VTT = termination resistor supply
(Place VSense in the centre of the VTT plane)

Default setting for JP5 DIMM socket voltage selection is between pins 1&2 DDR DRAM setting.







NOTE: Diodes prevent excessive difference between 3.3V & 2.5V rails, at power up

NOTE: Schottky Diode prevents excessive difference between 3.3V & 2.5V rails, at power down

NOTE: Diodes prevent excessive difference between 2.5V & 1.5V rails, at power up

NOTE: Schottky Diode prevents excessive difference between 2.5V & 1.5V rails, at power down


NOTE: the positive terminal of each power connector must be shown on the silkscreen of the PCB








All caps less than 1uF are 0805 body size and COG/NPO dielectric material.
All resistors are 0805 body size.


Title		
Motorola SPS TSPG -TECD ColdFire Group		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
B	63A11380S - DC to DC power supply	1.0
Date:	Friday, January 16, 2004	Sheet 13 of 18

Ethernet osc. - dual layout footprint for 8 and 14 pin
DIL socketed osc.'s







NOTE: Alternative FSRAM's with the same PCB footprint and functionality are :- Samsung K7B403625M, Cypress CY7C1345B, IDT 71V3577 & Micron MT58L128L36F1.




Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
B	63A11380S - FSRAM	1.0
Date:	Wednesday, December 10, 2003	Sheet 16 of 18


NOTE: there must be a 90ohm differential phase impedance between signals USB_D- & USB_D+. Please couple these traces as soon as they leave U5 (sheet4) through to JR1.




NOTE: place the circuit above as close as possible to pin AD15 on the MCF5475, CPU - U5, sheet 4. As this is the filter for USB_OSCAVDD.




NOTE: place the circuit above as close as possible to pin AD16 on the MCF5475, CPU - U5, sheet 4. As this is the filter for USB_PLLVDD.




NOTE: place the circuit above as close as possible to pin AC13 on the MCF5475, CPU - U5, sheet 4. As this is the filter for USB_OSCVDD.



NOTE: place the circuit above as close as possible to pin AC16 on the MCF5475, CPU - U5, sheet 4. As this is the filter for USB_PHYVDD.




NOTE: place the circuit above as close as possible to pins AE18 on the MCF5475, CPU - U5, sheet 4. As this is the filter for USBVDD.



NOTE: place the circuit bounded by the dotted line as close as possible to pins AF14 & AF15 on the MCF5475, CPU - U5, sheet 4.

Motorola SPS TSPG -TECD ColdFire Group		
Title	Validation Board for MCF547x & MCF548x Microprocessors	
Size B	Document Number 63A11380S - USB clock, connector & filtering	Rev 1.0
Date:	Friday, January 16, 2004	Sheet 17 of 18



Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
A	63A11380S - Zigbee transceiver & isolation.	1.0
Date:	Wednesday, December 17, 2003	Sheet 18 of 18