# S32G-VNP-GLDBOX3 SOFTWARE ENABLEMENT GUIDE

**MARCH** 2023



PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.



#### **CONTENTS SOFTWARE ENABLEMENT GUIDE**

- Get Software and Tools for S32G3
- Install Software and Tools for S32G3
- Light Up RGB LED using S32 Real Time Drivers
- Enable Linux BSP On Cortex-A53 Core

# Get Software and Tools for S32G3



#### PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.

 Please go to: <u>S32G Processors for Vehicle</u> <u>Networking</u> and use your NXP account to sign in.

Sign In
Email Address or NXP Company ID
Password
Sign in
Forgot your password?
Don't have an account? Register Now

• Please firstly download the below software for enablement

Production	Install Packages
S32 Design Studio for S32	SW32G_S32DS_3.5.1_D2210.zip
Platform	S32DS.3.5_b220726_win32.x86_64.exe
S32G3 - Real Time Drivers	SW32_RTD_4.4_4.0.0_DS_updatesite_D2210.zip

Download S32G3 - Real Time Drivers and S32DS update package:

a. Please go to: <u>https://www.nxp.com/app-autopackagemgr/software-package-manager:AUTO-SW-PACKAGE-MANAGER</u> and choose S32G3 integrated Software Bundle(2023.02).

- b. Choose Real-Time-Drivers 4.0.0 item and S32 Design Studio and Configuration Tools 3.5.1\_D2210, download NXP\_Multi\_Install\_XXX.exe.
- c. Double click on NXP\_Multi\_Install\_XXX.exe on your local PC to download the packages . You will find SW32\_RTD\_4.4\_4.0.0\_DS\_updates

ite\_D2210.zip and SW32G\_S32DS\_3.5.1\_D2210.zip in NXP\_Multi\_Installer\_XXX folder.

	BUNDLES AND USE CASES	SOFTWARE LIBRARY
Bundles are	tested to guarantee interoperability and come with customer support.	
CORES ¥ TAG	s 💌 Search	٩
- <b>D</b>	\$ \$32G3	
	GoldVIP GoldVIP package is mandatory	0.9.0 -
	Integrated Software Bundle	2023.02 🗡 📋
	EB tresos Studio / AUTOSAR Configuration Tool 27.1.0	D 🗅
	Core: Cortex-M7	
	LSE Standard Firmware RTM 0.2.16.1 Core: HSE	
	Liter-Platform Communication Framework 4.8.0 Core: Cortex-M7 Cortex-A53	B 🖻 🖄
	LLCE Standard Driver and Firmware 1.0.5 Core: Cortex-M7 LLCE	
	Linux BSP 35.0.0 Corre: Cortex: A53	
	DFE Driver 1.0.0_QLP2 Corre: Cortex-M7	
	Core PFE Standard Firmware 1.5.0	s 🗈 â
	Core: Cortex-M7	
	S32 Design Studio and Configuration Tools 3.5.1_D2210	
	S32 Flash Tool 2.1.1_D2210	
	SDHC Stack RTM 1.0.3 Core: Cortex-M7	
	Safety Peripheral Drivers 2.0.0 Core: Cortex-M7	0 B
	CP/IP Stack 1.0.3 Core: Cortex-M7	
	USB Stack 1.0.3 Core: Cortex-M7	

NP NXP Multi Installer 03.03.23.111533 Set	up	_	
Installing Please wait while NXP Multi Installer 03.03.2	23. 111533 is being ins	talled.	NP
Downloading SW32_RTD_4.4_4.0.0_D2210	)_QualityPackage.zip		
27152kB (54%) of 50491kB @ 208	8.6kB/s (11 seconds r	emaining)	
		Cancel file	download
NXP Semiconductors	< Back	Next >	Cancel

Download S32DS.3.5\_b220726\_win32.x86\_64.exe from <a href="https://www.nxp.com/design/software/development-software/s32-design-">https://www.nxp.com/design/software/development-software/s32-design-</a>

studio-ide/s32-design-studio-for-s32-platform:S32DS-S32PLATFORM

NXP (42)	1-5 of 42 downloads	Sort by Newest/Date ~	Pro	duct Do	wnload				
FILTER BY	IDE AND BUILD TOOLS S32 Design Studio 3.5 – Windows/Linux FEATURED FLEXERA Rev 3.5 Aug 1, 2022 1 KB S32DS-3-5	DOWNLOAD	S32 De	esign Studio	for S32 Platfo	rm v.3.5			
Embedded Software BSP, Drivers and Middleware			Files	License Keys	Notes			(	Download Help
Development Software Updates and Patches DE and Build Tools	UPDATES AND PATCHES NXP Embedded GCC 10.2 Compiler Tools for ARM v7 Embedded, build 1728 - Linux BIN Rev 10.2 Sep 23, 2021 278990 KB NXP_GCC10_2_eARMv7_b1728_g5963bc8-bin Sign in required	DOWNLOAD	Note: For be a men	r Windows OS, the nber of the local A	e user account desig dministrators securi	nated for installing S ty group.	32 Design Studio 1	for the S32 Platform must	
	UPDATES AND PATCHES NXP Embedded GCC 10.2 Compiler Tools for ARM v7 Embedded, build 1728 - Windows	DOWNLOAD	Show All F	Tiles 🔳					8 Files
	EXE Rev 10.2 Sep 23, 2021 392036 KB NXP_GCC10_2_eARMv7_b1728_g5963bc8-exe		+ File D	escription			File Size	File Name	\$
	Sign in required		+ S32 D	esign Studio 3.5 de	velopment packages	for offli <mark>ne use</mark>	4.6 GB	SW32_S32DS_OfflineDevPack_3	.5.0_D2207.zip.zip
1			+ S32 D	esign Studio 3.5 Re	elease Notes	2	73 KB	S32DS_Release_Notes.pdf	
	UPDATES AND PATCHES NXP Embedded GCC 10.2 Compiler Tools for ARM v8, build 1728 - Windows EXE Rev 10.2 Sep 23, 2021 248255 K8 NXP_GC10_2_eARMv8_b1728_g5963bc8-exe	DOWINLOAD	+ S32 D for S3	esign Studio 3.5.1 o 2G	development package	s for offline use, suppor	t 2 GB	<b>L</b> SW32G_S32DS_3.5.1_D2210.zip	)
	Sign in required		+ S32 D for S3	esign Studio 3.5.1 o 2R45	development package	s for offline use, suppo	t 3.5 GB	<b>L</b> SW32R45_S32DS_3.5.1_D22010	).zip
	UPDATES AND PATCHES		+ S32 D	esign Studio Install	ation Guide		1.4 MB	S32DS_Installation_Guide.pdf	
	NXP Linux GCC 10.2 Compiler Tools for ARM v8 64-bit, build 1728 - Linux BIN Rev 10.2 Sep 23, 2021 267766 KB NXP GCC10 2 xARMv8 b1728 q5963bc8-bin	DOWNLOAD	+ \$32 D	esign Studio v3.5 L	inux installer		1.3 GB	♣ S32DS.3.5_b220726_linux.x86_6	4.bin
	Sign in required		+ S32 D	esign Studio v3.5 V	Vindows installer		1.6 GB	♣ S32DS.3.5_b220726_win32.x86_0	64.exe
			+ SCR f	ile			15.9 KB	SCR DS.txt	

• Get S32DS activation Code:

#### **Product Download**

S	32 Design Studio for S32 Platform v.3.5		
F	lies License Keys Notes	3	O Download Help
N( m	te: For Windows OS, the user account designated for installing S3 ust be a member of the local Administrators security group.	32 Design Studio	for the S32 Platform
Sho	w All Files =		8 Files
+	File Description	File Size 🗘 🗘	File Name 🗘
+	S32 Design Studio 3.5 development packages for offline use	4.6 GB	SW32_S32DS_OfflineDevPack_3.5.0_D2207.zip.zip
+	S32 Design Studio 3.5 Release Notes	73 KB	S32DS_Release_Notes.pdf
+	$\ensuremath{S32}$ Design Studio 3.5.1 development packages for offline use, support for $\ensuremath{S32G}$	or 2 GB	
+	S32 Design Studio 3.5.1 development packages for offline use, support for S32R45 $$	or 3.5 GB	➡ SW32R45_S32DS_3.5.1_D22010.zip
+	S32 Design Studio Installation Guide	1.4 MB	S32DS_Installation_Guide.pdf
+	S32 Design Studio v3.5 Linux installer	1.3 GB	S32DS.3.5_b220726_linux.x86_64.bin
+	S32 Design Studio v3.5 Windows installer	1.6 GB	
+	SCR file	15.9 KB	<u>↓</u> SCR_DS.txt

#### License Information



S32 Design Studio for S32 Platform v.3.5

	S32DS-3-5 206898807
Number	
Licenses:	101
· [	
ble to Product(s):	
cription	
Design Studio for S32 Pl	atform v.3.5 (View EULA)
Available	
	Number Licenses: ble to Product(s): cription Design Studio for S32 Pl Available

## Install Software and Tools for S32G3



#### PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.

#### **STEP 1: INSTALL S32 DESIGN STUDIO 3.5**

 Double click on the downloaded S32DS.3.5\_b220726\_win32.x86\_64.exe file to start installation.

InstallAnywhe	re	
S32 DS	InstallAnywhere is preparing to install	
	1	Cancel

• Click "Next" to install the software step by step. Input the Activation code got from page 5 and choose "Online".

S32 Design Studio for S32 Platf	orm 3.4 Installer		_		7		
We	elcome to the S32 Design Studio for	S32 Platform	1 3.4 Set	tup Wizard			
→ Welcome to the S32 Desig ○ License Agreement	This wizard will guide you through the installation of 3.4.	NXP Soft	tware	Activatio	n	$\times$	
Choose Install Location Choose Shortcut Folder Pre-Installation Summary	NOTE! Installer was unable to find Synopsys VPE for manual installation please refer Getting Started	?	Software	e Activation	Code	_	
Install Complete	It is recommended that you close all other applicat it possible to update relevant system files without i Be ready to enter the activation code to activate th was sent to your email when you accepted the lice	nse terms on the v	website	Dk Ca	ncel		
2	code is also available in your NXP account on the	website.	(P So	oftware	Activa	tion	$\times$
		(		Choose a	ctivation t	уре	
				Online	Offi	ine	
Cancel			Previous	Next			

## **STEP 2: INSTALL DEVELOPMENT PACKAGES FOR S32G**

 Open S32DS 3.5 and select a directory as workspace and select "Install New Software ..." option on Help menu.



- Add update package of S32DS.
  - a. Click on "Add" button "

2

- b. Click on "Archive" button in Add Repository dialog
- c. Select the file SW32G\_S32DS\_3.5.1\_D2210.zip and click on "open"
- d. Click on "Add" button in Add Repository dialog

type filter text	pe or select a site			~	Add		Selec	ge + Al
Name	e is no site selected.			Version			Desele	ect A
	Add Repository				_		×	]
	Name:					Loca	I	1
<	Location: jar:file:/C:/Us	ers/NXF65398/Desktop/S3	2G/Develop Tools/S32D	5/SW32G_S	32DS	Archiv	/e	1
	ОК							
Details	0		d⊏	Add		Cance	I	
Show only	the latest versions of availab	le software	✓ Hide items that are a	lready insta	alled			
Group item	s by category		What is <u>already instal</u>	ed?				
Show only	software applicable to targe	tenvironment						

#### **STEP 2: INSTALL DEVELOPMENT PACKAGES FOR S32G**

 Select the four items as below and click on "Next>" button.

🞇 Install			- 🗆 🗙
Available Software Check the items that you wish to install.			
Work with: jar:file:/C:/Users/NXF65398/Desktop/S32G/Desktop/S3	evelop Tools/S32DS/SW32G_S32DS_3.	Add	Manage
type filter text			Select All
Name >	Version		Deselect All
Details			0
$\checkmark$ Show only the latest versions of available software	$\checkmark$ Hide items that are already ins	talled	
Group items by category	What is <u>already installed</u> ?		
Show only software applicable to target environment			
Contact all update sites during install to find required s	software		
0	< Back Next >	Finish	Cancel

#### Click on "Next>" button

🔀 Install		—	×
Install Details			
4 Your original request has been modified	ed. See the details.		0
Name S32 Debugger Documentation S32 Design Studio S32 Design Studio Tools S32G development package	Version 1.0.0.202112150018 3.4.3.202112151555 3.4.3.202112151555 1.0.0.202112151558	Id com.nxp.s32debugger com.nxp.s32ds.platfor com.nxp.s32ds.platfor com.nxp.s32ds.s32g2	
Size: 290,270 KB Details			
Your original request has been modified. "S32 Design Studio Tools" is already ins	talled, so an update will be perfo	rmed instead.	Ŷ
	4		

#### **STEP 2: INSTALL DEVELOPMENT PACKAGES FOR S32G**

• Select the "I accept the terms of the license agreements" button and click on "Finish" button.

Licenses must be reviewed before the software can be insta required to complete the install. icenses:	lled. This includes licenses for software
<ul> <li>LA_OPT_NXP_Software_License v1 August 2018</li> <li>LA_OPT_NXP_Software_License v17 October 2020</li> <li>NXP SOFTWARE LICENSE AGREEMENT</li> <li>This product is subject to the End User License Agreemen</li> <li>This program and the accompanying materials are made</li> </ul>	LA_OPT_NXP_Software_License v1 August 2018 IMPORTANT. Read the following NXP Software License Agreement ("Agreement") completely. By selecting the "I Accept" button at the end of this page, or by downloading, installing, or using the Licensed Software, you indicate that you accept th terms of the Agreement and you acknowledge that you have the authority, for yourself or on behalf of your company, to bind your company to these terms. You may then download or install the file. In the event of a conflict between the terms of this Agreement and any license terms and conditions for NXP's proprietary software embedded anywhere in the Licensed Software file the terms of this Agreement shall control. If a separate license agreement for the Licensed Software has been signed by you and NXP, then that agreement shall govern your use of the Licensed Software and shall supersede this I accept the terms of the license agreements I do not accept the terms of the license agreement

 Waiting for finishing the installation process and click on "Restart Now" button.



 Open S32DS 3.5 and select a directory as workspace and click "Install New Software ..." option on help menu

Help		
	Getting Started	
? %	Help Contents Search 1 Show Contextual Help	
	Show Active Keybindings Tips and Tricks Cheat Sheets	Ctrl+Shift+L
ay.	Check for Updates	
₽	Install New Software	
89	Installation Details	
88 88	S32DS Extensions and Updates About S32 Design Studio for S32 Platform NXP Licenses	

- Add development package of S32DS
   a. Click on "Add..."
  - b. Click on "Archive" button in Add Repository dialog
  - c. Select SW32\_RTD\_4.4\_4.0.0\_DS\_updatesite\_D2210.zip file and click on "open"
  - d. Click on "Add" button in Add Repository dialog.

Work with: typ	e or select a site		Add	Manage
type filter text			~	Select All
Name	is no site selected.		Version	Deselect A
< Details	Name: Location: jar:file:/C:/Users OK ? 2	/NXF65398/Desktop/S32G/Modules/	/RTD/Software/RTD_4.4_4.0.1	Local Archive
Show only tl Group items Show only s Contact all u	he latest versions of available sof by category oftware applicable to target envir pdate sites during install to find	tware I Hide items t What is <u>alrea</u> conment required software	hat are already installed dy installed?	

 Check the two items as below and click on "Next" to install step by step

🔀 Install			×
Available Software			
Check the items that you wish to install.			
Work with:       jar:file:/C:/Users/NXF65398/Desktop/S32G/Modules/RTD/Software/RTD_4.4_4.0.0/S\       Add		Mana	ge
type filter text		Select	All
Name Version V		Desele	ct All
<	>		
1 item selected			
Details			
			\$
Show only the latest versions of available software Hide items that are already installed			
Group items by category what is <u>already installed</u> ?			
Snow only software applicable to target environment			
⑦ < Back Next > Finish		Cance	I

Click on "Next>" button

🞇 Install					×
Install Details Review the items to be installed.					
Name Versie RTD S32G3 4.0.0.	on 202210310146	Id com.nxp.RTD.S32G3.r			
Size: Unknown Details					< >
0	< Back	Next >	Finish	Canc	el

Choose "I accept the terms of the license agreement." option and click on "Finish" button.

aview Licenses	-
Eview Licenses	
icenses must be reviewed and accepted before the software can be installed.	S.
ense text (for RTD S32G3 4.0.0.202210310146):	
TTACHMENT A - NXP S32 PLATFORM SOFTWARE LICENSE AGREEMENT v1.7 August 2022 APORTANT. Read the following NXP S32 Platform Software License Agreement ("Agreement") completely. By selecting the "I Acc utton at the end of this page, or by downloading, installing, or using the Software, you indicate that you accept the terms of the greement and you acknowledge that you have the authority, for yourself or on behalf of your company, to bind your company is uese terms. You may then download or install the file(s). In the event of a conflict between the terms of this Agreement and yense terms and conditions for NXP's proprietary software embedded anywhere in the Software file(s). The terms of this Agreement hall control. If a separate license agreement for the Software has been signed by you or your company y and NXP, then that greement shall govern your use of the Software and shall supersede this Agreement. XP S32 PLATFORM SOFTWARE LICENSE AGREEMENT in individual ("Licensee"), and NXP USA, Inc., on behalf of its affiliates ("NXP"). It concerns Licensee's rights to use the Software rovided to Licensee in binary or source code form and any accompanying written materials. The Software may include any updat ror corrections or documentation relating to the Software provided to Licensee by NXP under this Agreement. If Licensee does righted to Licensee the access the Software, Licensee is agreeing to be bound by the terms of this Agreement. If Licensee does righted using the Software and delete all copies of the Software in Licensee's possession or control. Any copies of the of the terms of this Agreement, Licensee should not download or install the Software. If Licensee later changes its min censee should stop using the Software and delete all copies of the Software in Licensee's possession or control. Any copies of the of the attras of this Agreement the following terms are defined as set forth below: Authorized System" means either (i) the Authorized System set forth in the Quotation Document or, if none is	ipt"

 Select "NXP USA\,INC;null;NXP USA\,INC." option and click on "Accept selected" button.



• Waiting for finishing the installation process and click on "Restart Now" button.



# Light Up RGB LED using S32 Real Time Drivers



#### PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.

#### LIGHT UP RGB LED: HARDWARE RESOURCES

Resources to be used: on-board RGB LED





- An RGB LED is a combination of three LED in one package: 1x Blue LED, 1x Red LED and 1x Green LED.
- On this guide, only the Blue LED(GPIO6) is used.

## LIGHT UP RGB LED: CREATE PROJECT

#### Create a new S32DS Application Project

File	Edit	Source	Refactor	Navigate	Search	Project	Conf	igTools Run Window	Help		
	New				Alt+	-Shift+N	> 🗳	S32DS Project from Exa	mple	1	Ctrl+Alt+E
	Open File				2	S32DS Library Project		_	Ctrl+Alt+L		
	Open Projects from File System			C°.	S32DS Application Proje	ect		Ctrl+Alt+A			

 Input project name, select S32G399A(Boot core:M7) as processor, then click on "Next" button.

Project name:				2	
RGB_LED_M7_0				<u> </u>	
✓ Use default location					
Location: C:\Users\NXF65398\workspaceS32D	S.3.5			Browse	
Processors:	ToolChain Se	election:			
type filter text	Core Kind	Name	Toolchain		^
> 🗁 Family S32G2	M7	Cortex-M	NXP GCC 9.2 for Arm 32-bit Bare-Metal	$\sim$	
✓ ➢ Family S32G3	M7	Cortex-M	NXP GCC 9.2 for Arm 32-bit Bare-Metal	~	
S32G3 Cortex-A53 Linux	M7	Cortex-M	NXP GCC 9.2 for Arm 32-bit Bare-Metal	~	
S32G338M (Boot core: M7)	M7	Cortex-M	NXP GCC 9.2 for Arm 32-bit Bare-Metal	~	
S32G339M (Boot core: M7)	A53	Cortex-A	NXP GCC 9.2 for Arm 64-bit Bare-Metal	~	
S32G358A (Boot core: A53)	A53	Cortex-A	NXP GCC 9.2 for Arm 64-bit Bare-Metal	~	
S32G358A (Boot core: M7)	A53	Cortex-A	NXP GCC 9.2 for Arm 64-bit Bare-Metal	~	
S32G359A (Boot core: A53)	A53	Cortex-A	NXP GCC 9.2 for Arm 64-bit Bare-Metal	~	~
S32G359A (Boot core: M7)	Description:				
S32G378A (Boot core: A53)	GNU 9.2 To	olchain is cal	acted		
S32G378A (Boot core: M7)	GINO 9.2 10	Olchain is see	ected		
S32G379A (Boot core: A53)					
S32G379A (Boot core: M7)					
<ul> <li>S32G398A (Boot core: M7)</li> </ul>					
S32G399A (Boot core: A53)					
S32G399A (Boot core: M7)					
					$\sim$

#### Select required core and SDKs

a. Check only Cortex-M7\_0 core option and uncheck other cores options.

b. Select 'PlatfprmSDK\_S32XX\*\*(4.0.0) as SDKs and click on "ok" button.

#### c. Click on "Finish" button to complete configuration.



## LIGHT UP RGB LED: PINS CONFIGURATION

Select the created project and open Pins tool

File Edit Source Refactor Navigate Search Project ConfigTools Run Window Help



 Select peripheral Signals, input "SIUL2\_0" and find out SIUL2\_0 item



• Configure the corresponding gpio pins. a. Check gpio, 6 option.

b. Click on "Output" button and "OK" button to complete the pin configuration.





#### LIGHT UP RGB LED: ADD GPIO DRIVERS

• Select the created project and open Peripherals tool



 Select Components to find out Drivers option and Click on "+" option.



 Select "Siul2\_Dio" option and click on "OK" button to add Siul2\_Dio driver.

onfiguration component	Component description	Category	F
POWER	POWER Configuration	Drivers	p
A Qspi_lp	Qspi_Ip Configuration 3	Drivers	p
A RAM	RAM Configuration	Drivers	p
≜ Rtc	RTC IPL Configuration RAM Configuration	Drivers	p
& Sd_Emmc_lp	SD Configuration	Drivers	p
SEMA42	Semaphores2 Ip Driver	Drivers	p
Siul2_Dio	Siul2_Dio Configuration	Drivers	p
▲ Siul2_Icu	SIUL2 Driver	Drivers	p
i Siul2_Port	Siul2_Port Configuration	Drivers	p
Spi_lp	Spi Ip Configuration	Drivers	p
≜ Stm	STM IPL Configuration	Drivers	p
			>

#### LIGHT UP RGB LED: CHECK CONFIGURATION AND UPDATE CODE

Open Pins tool to check configuration

ŧ	Routing I	Details												Г						
[	Pins Signals P type filter text									1										
	Routing D	etails for	. 1	0	$\otimes$ $\sim$									L						
	#	Periph	Signal	A	Route	Label	Identifi	Power	Directi	Outpu	Open	Input	Slew R	Pullup	Pull Sel	Receiv	Initial	IRQ Ed	Digital	Max Fil
	Y9	SIUL2_0	gpio, 6	->	[Y9] P		n/a	VDD_1	Output	Enabled	Disabl	Disabl	FAST p	Disabl	Pulldo	Differe	Low	n/a	n/a	n/a

Open Peripherals tool to check configuration

🔍 Components 🕮 🦞	' Peripherals		tsiul2_Dio ≅
type filter text		O †4	Siul2_Dio Configuration
	MCAL	0	Name Siul2_Dio
	Drivers	0	Mode Non-Autosar mode
osif_1	Siul2_Dio	Siul2_Port	
			Name ConfigTimeSupport DioGeneral
			Name Siul2_Dio

Click on "Update Code" button.



#### LIGHT UP RGB LED: CHECK CONFIGURATION AND UPDATE CODE

• Click on "OK" button to start to update codes.

😤 Update Files		– 🗆 X	
Generated file	Status	^	
- ☑ Pins			
<b>■</b> ⊠ board\			
☑ Siul2_Port_Ip_Cfg.c	change		
☑ Siul2_Port_Ip_Cfg.h	change	4	
≅ 🗹 Clocks			
□ I generate\			
□ Include \			
Clock_Ip_BOARD_InitPeripherals_PBcfg.h	🖻 no change		
Clock_Ip_Cfg.h	🖻 no change		
☑ Clock_Ip_Cfg_Defines.h	🖻 no change		
─ □ 🗹 generate\			
=⊡ src\			
☑ Clock_Ip_BOARD_InitPeripherals_PBcfg.c	🖻 no change		
Clock_Ip_Cfg.c	🖻 no change		
□ Peripherals			
_=⊠ generate\			
── 🗹 modules.h	change		
☑ Oslf_ArchCfg.h	change		
⊡ Oslf_Cfg.h	change		
☑ PlatformTypes.h	change		
☑ Siul2_Dio_Ip_Cfg.h	💈 create		
☑ Siul2_Port_Ip_Defines.h	change		
─ E 🗹 generate\			
□ 🗹 src\			
☑ Oslf_Cfg.c	change		
B⊠DCD			
_=∃ <b>⊠</b> board\			
☑ dcd_config.c	create	~	
-Dug			
Options	OK	Cancel	
Always show details before Update Code	UK	Cancer	

NP

#### LIGHT UP RGB LED: APPLICATION CODE

# Add header files of project configuration and module drivers in main.c file



Initialize clocks

Build Targets

Y @+ > SIC

#### LIGHT UP RGB LED: APPLICATION CODE

#### Initialize SIUL2

✓ 29 > RTD			E Outline 33 ® Build Targets
> 😝 > include	E Outline 🛛 🖲 Build Targets	✓ <sup>Q</sup> > board	E Sul2 Port la Cfa h
<pre>&gt; include &gt; in &gt; include &gt; in &gt; include &gt; in &gt; src &gt; in Clock_lp_Data.c &gt; in Clock_lp_Data1.c &gt; in Clock_lp_Data2.c &gt; in Clock_lp_Divider.c &gt; in Clock_lp_Divider.r &gt; in Clock_lp_ExtOsc.c &gt; in Clock_lp_FracDiv.c &gt; in Clock_lp_FracDiv.c &gt; in Clock_lp_Frequency.c &gt; in Clock_lp_Frequency1.c &gt; in Clock_lp_Gate.c &gt; in Clock_lp_IntOsc.c &gt; in Clock_lp_IntOsc.c &gt; in Clock_lp_IntOsc.c &gt; in Clock_lp_Monitor.c &gt; in Clock_lp_Prequency2.c &gt; in Clock_lp_Prequency2.c &gt; in Clock_lp_IntOsc.c &gt; in Clock_lp_Prequency2.c &gt; in Clock_lp_Prequency2.c &gt; in Clock_lp_IntOsc.c &gt; in Clock_lp_Prequency2.c &gt; in Clock_lp_Prequency2.c</pre>	Be Outline 12 <ul> <li>Build Targets</li> </ul> Port_MemMap.h <ul> <li>Port_au32Siul2BaseAddr : const uint32[]</li> <li>PORT_STOP_SEC_CONST_32</li> <li>Port_MemMap.h</li> <li>PORT_START_SEC_VAR_CLEARED_UNSPECIFIED</li> <li>Port_MemMap.h</li> <li>PORT_STOP_SEC_CVAR_CLEARED_UNSPECIFIED</li> <li>Port_Stop_SEC_VAR_CLEARED_UNSPECIFIED</li> <li>Port_MemMap.h</li> <li>PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED</li> <li>Port_MemMap.h</li> <li>PORT_START_SEC_VAR_CLEARED_32</li> <li>Port_MemMap.h</li> <li>PORT_STOP_SEC_VAR_CLEARED_32</li> <li>Port_MemMap.h</li> <li>PORT_STOP_SEC_VAR_CLEARED_32</li> <li>Port_MemMap.h</li> <li>PORT_STOP_SEC_CODE</li> <li>Port_MemMap.h</li> <li>PORT_START_SEC_CODE</li> <li>Port_MemMap.h</li> <li>PORT_START_SEC_CODE</li> <li>Port_MemMap.h</li> <li>PORT_START_SEC_CODE</li> <li>Port_MemMap.h</li> <li>Port_MemMap.h</li> <li>PORT_START_SEC_CODE</li> <li>Port_MemMap.h</li> <li>Port_MemMap.h</li> <li>Port_MemMap.h</li> <li>Port_MemMap.h</li> <li>Port_START_SEC_CODE</li> <li>Port_MemMap.h</li> <li>Port_MemMap.h</li> <li>Siul2_Port_Ip_PinInit(const Siul2_Port_Ip_PinSettingsConfig*) : void</li> <li>Siul2_Port_Ip_GetMSCRConfiguration(Siul2_Port_Ip_PinSettingsConfig*) : void</li> <li>Siul2_Port_Ip_GetMSCRConfiguration(Siul2_Port_Ip_PinSettingsConfig*, const Siul2_Port_Ip_PortType*</li> </ul>	<ul> <li>Y Solution</li> <li>Y Solution</li> <li>Y Solution</li> <li>Y Y Y Solution</li> <li>Y Y Y Y Solution</li> <li>Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y</li></ul>	<ul> <li>Soutime X Build largets</li> <li>Siul2_Port_Ip_Cfg.h</li> <li>SIUL2_PORT_IP_VENDOR_ID_CFG_C</li> <li>SIUL2_PORT_IP_AR_RELEASE_MAJOR_VERSION_CFG_C</li> <li>SIUL2_PORT_IP_AR_RELEASE_REVISION_VERSION_CFG_C</li> <li>SIUL2_PORT_IP_AR_RELEASE_REVISION_CFG_C</li> <li>SIUL2_PORT_IP_SW_MAJOR_VERSION_CFG_C</li> <li>SIUL2_PORT_IP_SW_PATCH_VERSION_CFG_C</li> <li>SIUL2_PORT_START_SEC_CONFIG_DATA_UNSPECIFIED</li> <li>Port_MemMap.h</li> <li><sup>6</sup> g_pin_mux_InitConfigArr0 : const Siul2_Port_IP_PinSettingsConfit</li> <li>PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED</li> <li>Port_MemMap.h</li> </ul>
<ul> <li>Clock_lp_Specific1.c</li> <li>Clock_lp_Specific2.c</li> <li>Clock_lp.c</li> <li>Pot_stub.c</li> <li>Det.c</li> <li>Oslf_Interrupts.c</li> <li>Oslf_Imer_System_Internal_Systick.c</li> <li>Oslf_Imer_System.c</li> </ul>	<ul> <li>Siul2_Port_Ip_SetUserAccessAllowed(void): void</li> <li>Siul2_Port_Ip_PinInit(const Siul2_Port_Ip_PinSettingsConfig*): void</li> <li>Siul2_Port_Ip_WriteIMCRConfiguration(const Siul2_Port_Ip_PinSettingsConfig*): void</li> <li>Siul2_Port_Ip_GetMSCRConfiguration(Siul2_Port_Ip_PinSettingsConfig*, const Siul2_Port_Ip_PortType*</li> <li>Siul2_Port_Ip_SetUserAccessAllowed(void): void</li> <li>Siul2_Port_Ip_Init(uint32, const Siul2_Port_Ip_PinSettingsConfig[]): Siul2_Port_Ip_PortStatusType</li> <li>Siul2_Port_Ip_SetPullSel(Siul2_Port_Ip_PortType* const, uint16, Siul2_Port_Ip_PortPullConfig): void</li> </ul>	₽	
<ul> <li>iii Oslf_Timer.c</li> <li>iii SchM_Dio.c</li> <li>iii SchM_Mcu.c</li> <li>iii SchM_Port.c</li> <li>iii Siul2 Dio Ip.c</li> <li>iiii Siul2_Port_Ip.c</li> </ul>		<ul> <li>✓ Ø &gt; src</li> <li>✓ main.c</li> <li>✓ include.bak</li> <li>✓ Linker_Files.bak</li> <li>✓ src.bak</li> </ul>	5 */ 5 */ 7 { 8 /* Write your code here */ 9 //Clock initialization 9 Clock_Ip_Init(Mcu_aClockConfigPB); 1 /* Initialize all pois using the Port driven */

> 🛛 Startup\_Code.bak

Siul2\_Port\_Ip\_Init(NUM\_OF\_CONFIGURED\_PINS0, g\_pin\_mux\_InitConfigArr0);

#### LIGHT UP RGB LED: APPLICATION CODE

Add the implementation of lighting up LED



#### LIGHT UP RGB LED: BUILD PROJECT AND GENERATE .BIN FILE

· Open and modify the link file according to the noted information from reference manual of S32G3

		NOTE						
For application boot via the µSDHC in	terface	e, when BOOT SEQ ==	= 0, the RAM start	pointer for t	ne applicati	on		
should not point between 34008000h t	0.3400	8200 This address ran	ine is used by Boot	ROM for int	ernal opera	tion		
	0 0400							
during boot via the µSDHC interface. B	JootRC	OM also uses 8 KB of SH	AM memory starting	ng at 34000	000h for AD	MA		
descriptors in case of µSDHC boot. A	pplicat	ion boot image should i	not overlap this loc	ation in cas	e of µSDH0	)		
boot								
5000								
RGB_LED_M7_0_M7_0: Debug_RAM [workspa ^	40 EN	TRY(Reset_Handler)						
> 🖑 Binaries	41 42 ME	MORY						
> 🔊 Includes	43 {	2000 C						
Y I > Project Settings	44	int_itcm	: ORIGIN = 0x00000	000, LENGTH	= 0x00000000	/* 6	OKB - Not Supported */	
S Startup Code	45	int_dtcm	: $ORIGIN = 0x20000$ : $ORIGIN = 0x22000$	000, LENGTH	= 0x00010000	/= 1	54K =/	
startup_code	47	int_sram	: ORIGIN = 0x34004	000, LENGTH	= 0x00400000	1* 1	4MB */	-
> 😕 > Debugger	48	int_sram_stack_c0	: ORIGIN = 0x34404	000, LENGTH	= 0x00002000	/* 8	8KB */	
> 2 Linker_Files	49	int_sram_stack_c1	: ORIGIN = 0x34406	000, LENGTH	= 0×00002000	/* 8	8KB */	
> 🙋 > RTD	50	int_sram_stack_c2	: $ORIGIN = 0x34408$ : $ORIGIN = 0x34408$	000, LENGTH :	= 0x00002000	1= 2	5KB */ 8KB */	
✓ ₽ > board	52	int_sram_no_cacheable	: ORIGIN = 0x34500	000, LENGTH	= 0x00100000	1= 1	1MB, needs to include int_results	
> B ded config c	53	ram_rsvd2	: ORIGIN = 0x34600	000, LENGTH	= 0x00DFFFFF	/* E	End of SRAM */	
R ht config.	54		. OPICIN - 0-42800	AND LENCTH -	0	,		_
/ In Mt_config.c	56	LLCE_LIN_SHAREDMEMORY	: $ORIGIN = 0x43800$ : $ORIGIN = 0x43830$	800 LENGTH =	0x3C800			
A quadspi_config.c	57	LLCE BOOT END	: ORIGIN = 0x4383C	8A0 LENGTH =	0x50			
Siul2_Port_lp_Cfg.c	58	LLCE_MEAS_SHAREDMEMORY	: ORIGIN = 0x4384F	FDF LENGTH =	0x20			
> 🕞 Siul2_Port_lp_Cfg.h	59 <b>}</b> 60							

• Select and build project, the .elf file will be generated

	* 🚅 📑 🕞 🖉 🕓 💿 🖕	<ul> <li>RGB_LED_M7_0_M7_0: Debut</li> </ul>
		> 🖑 Binaries
陷 Project Explorer 🛛	🖻 🔊 👌 💈 🗖 🗖	> 🔊 Includes
S DCD LED MZ O MZ O	Debug DAM funduars and	> 🖉 > Project_Settings
✓ ker > RGB_LED_M7_0_M7_0	: Debug_RAM [workspaces	> 🖉 > RTD
Binaries		> 🖙 > board
> 🔊 Includes		> 🥝 > generate
		> 🖉 > src
> Project_Settings		✓
> 🖉 > RTD		> 🗁 board
> 🙉 > board		> 😕 generate
er > board		> Description Project_Settings
> 🔄 > generate		> 👄 RTD
✓ Ø > src		> 🗁 src
> R main c		> % RGB_LED_M7_0_M7_0.el
/ By main.c		🗋 makefile
		🕞 objects.mk
		RGB_LED_M7_0_M7_0.ar
		BGB LED M7.0 M7.0 m

g\_RAM [workspaceS 2 f - [arm/le] rgs nap

Isources.mk

• Open the properties of project



• Check the "Create flash image" box and click on "Apply and Close"

Properties for RGI	B_LED_M7_0_M7_0			— 🗆	×
type filter text	Settings 4			<b>⇔</b> ▼ ⇔	• 8
<ul> <li>Resource Builders</li> <li>C/C++ Build Build Variables</li> </ul>	Configuration: Debug_RAM [ Active	] ild Artifact 📾 Binary Pars	∽ sers ❷ Error Parsers	Manage Configurations	. ^
Environment Logging Settings Tool Chain Edi C/C++ General EmbSys Register ' Git Project Natures Project Reference: Run/Debug Settir S32 Configuratioi SDKs Task Tags Validation	<ul> <li>Cross Settings</li> <li>Target Processor</li> <li>Standard S32DS C Compiler</li> <li>Dialect</li> <li>Preprocessor</li> <li>Includes</li> <li>Optimization</li> <li>Debugging</li> <li>Warnings</li> <li>Miscellaneous</li> <li>Standard S32DS C Linker</li> <li>General</li> <li>Libraries</li> </ul>	Prefix Path Suffix C compiler Hex/Bin converter Listing generator Size command Build command Remove command I	arm-none-eabi- \$(S32DS_G3_ARM32_GN gcc objcopy objdump size make rm -rf ge	NU_9_2_TOOLCHAIN_DIR}	
< >	Miscellaneous Shared Library Settings	Create extended  Print size	listing		
?			Apply an	nd Close Cancel	



## LIGHT UP RGB LED: BUILD PROJECT AND GENERATE .BIN FILE

• Re-open the properties of project, select "Raw binary" as output file format and click on "Apply and Close"



· Re-build the project



• The .bin file will be generated.



## LIGHT UP RGB LED: MAKE IMAGE BY IVT TOOL

Select the created project and open IVT tool

workspaceS32DS.3.5 - RGB\_LED\_M7\_0\_M7\_0/Debug\_RAM/RGB\_LED\_M7\_0\_M7\_0.map - S32 Desig



 Select M7\_0 as Boot Target core and select SD/MMC/eMMC as Boot device type

IVTView <sup>⋈</sup>		
	Boot Configuration	0
Boot Target M7_0 =	2	
Boot Target Watchdog	2	
	GMAC Generation	
Key Type Plain ADKP +		8
Use new authenticated image format (only for device	e revisions strictly above \$32G3 Rev1.1)	
Key File N/A		
	Life Cycle	
Life Cycle Keep existing configuration		
	Interface selection	
Boot device type SD/MMC/eMMC +		8
Configure QuadSPI parameters		
QuadSPI parameters N/A		

Uncheck Self-Test DCD, DCD and HSE to be reserved

	Image Table	
Reserved		۲
	Self-Test DCD	
N/A		
Start address 0x100	Size in bytes 4	
Reserved		8
	Self-Test DCD (backup)	
N/A		
Start address 0x108	Size in bytes 4	
Reserved		٢
	DCD	
N/A	2	
Start address 0x110	Size in bytes 4	
Reserved		8
	DCD (backup)	
N/A	DCD (backup)	
N/A Start address 0x118	DCD (backup) Size in bytes 4	
N/A Start address 0x118	DCD (backup)	
N/A Start address 0x118 Reserved	DCD (backup)	8
N/A Start address 0x118 Reserved	DCD (backup) Size in bytes HSE	8
N/A Start address 0x118 Reserved	DCD (backup)	8
N/A Start address 0x118 Reserved N/A Start address 0x120	DCD (backup)	8
N/A Start address 0x118 Reserved N/A Start address 0x120 NUCCONFIRM	DCD (backup)	8
N/A Start address 0x118 Reserved N/A Start address 0x120 HSE FW Configuration	DCD (backup)  Size in bytes  HSE  Size in bytes  Size in bytes  4	8
N/A Start address 0x118 Reserved N/A Start address 0x120 HSE FW Configuration Reserved	DCD (backup)  Size in bytes  HSE  Size in bytes  Size in bytes  4	0
N/A Start address 0x118 Reserved N/A Start address 0x120 HSE FW Configuration Reserved	DCD (backup)	8
N/A Start address 0x118 Reserved N/A Start address 0x120 HSE FW Configuration Reserved	DCD (backup)   Size in bytes  HSE  HSE  HSE (backup)	0
N/A Start address 0x118 Reserved N/A Start address 0x120 HSE FW Configuration Reserved N/A	DCD (backup)	8

#### LIGHT UP RGB LED: MAKE IMAGE BY IVT TOOL

Configure Application Boot Image according to .ld file and .map file

Click browse to select .bin files generated from Page 26 and set Application bootloader (backup) Unreserved.

S > RGB_LED_M7_0_M7_0: Debug_RAM [works]	40 ENTRY(Reset_Handler)	rocorvod
🖌 🕷 Binaries		
🔊 Includes	43 {	
Project Settings	44 int_itcm : ORIGIN = 0x00000000, LENGTH = 0x000000000 /* 0KB - Not Supported */	4
See Starting Carda	45 int_dtcm : ORIGIN = 0x220000000, LENGTH = 0x00010000 /* 64K */	Application bootloader
> 🔄 > Startup_Code	40 Int snam : ORIGIN = 0x3200000, LENGTH = 0x000004000 / IMB */ C:Use	rs\NXF65398\workspaceS32DS.3.5\RGB_LED_M7_0\RGB_LED_M7_0_M7_0\RGB_LED_M7_0_M7_0_bl.bin
> 📂 > Debugger	48 int_sram_stack_c0 : OKIGIN = 0x34404000, LENGIH = 0x00002000 /* 8KB */	
Y ∠inker_Files	49 int_sram_stack_c1 : ORIGIN = 0x34406000, LENGTH = 0x00002000 /* 8KB */	ddress 0x1200 Size in bytes 5488720
📓 linker ram s32g3xx.ld	50 int_sram_stack_c2 : ORIGIN = 0x34408000, LENGTH = 0x00002000 /* 8KB */	
> 🕫 > RTD	21 Int_sram no cacheable : ORIGIN = 0x34500000. LENGTH = 0x00002000 /* GMB, needs to include int rest	lication Boot Code Image
	53 ram_rsvd2 : ORIGIN = 0x34600000, LENGTH = 0x00DFFFFF /* End of SRAM */	
	54	pplication Boot Image
ØP > generate	55 LLCE_CAN_SHAREDMEMORY : ORIGIN = 0x43800000 LENGTH = 0x32800	
🖻 🥝 > src	50 LLCE_LIN_SHAREDMEMORY : URIGIN = 0x43x302.000 LENGTH = 0x40	RAM start pointer
🖻 🗁 Debug_RAM	58 LLCE MEAS SHAREDMEMORY : ORIGIN = 0x4384FFDF LENGTH = 0x20	<b>5</b>
-/	593	Address 0x34004000
Project Explorer 🖾 🛛 🖻 😫 🗎 🗧	□ I I I I I I I I I I I I I I I I I I I	RAM entry pointer
🕏 📽 > RGB_LED_M7_0_M7_0: Debug_RAM [works] /	∧ 4574 *(.mcal_bss)	
> 🕷 Binaries	4575 .mcal_bss 0x340091e0 0x4 ./Project_settings/Startup_Code/system.o	Address 0x34501000
	4577	
	4578 0x340091e8 Clock Ip_pxConfig	
Project_Settings	4579 *fill* 0x340091ed 0x3	
> 🕼 > RTD	4580 .mcal_bss 0x340091f0 0x8 ./RTD/src/Siul2_Port_Ip.o	Code length 5488640
> 🕼 > board	4581 053009118 .= ALIGN (054) 4582 053009118 sram bs and =	
> 🕼 > generate	4583 0x340091f8 . = ALIGN (0x4)	
	4584 0x340091f8sram_shareable_rom = .	inal boot
	4585	port Image
Debug_KAM	4580.non_cacheable 0534500000 0540000 - ALTGN (0×4)	
> 🗁 board	4507 - Alian (044)	
> 🗁 generate	4589 0x34500100 . = (. + 0x100)	erved
> 🖻 Project Settings	4590 *fill* 0x34500000 0x100	— 7
> C RTD	4591 0x345901000 . = ALIGN (0x1000)	Application bootloader (backup)
	4592 1111 0004500100 00100 4593 0000 interrupts ram start = . N/A	
> 🗁 SFC	4594 *(.intc vector)	
>	459 .intc vector 0x34501000 0x408 ./Project Settings/Startup Code/Vector Table.o	adress Ux 150 Size in bytes 4
🗅 makefile	4596 0x34501000 VTABLE	
💿 objects.mk	4577 07.4501490 . = ALLON (5.44) 4598 07.34501408 internuts ram end =	lication Boot Backup Code Image
■ RGB LED M7.0 M7.0 args	4599 0x34501410 . = ALIGN (0x10)	
	4600 *fill* 0x34501408 0x8	
	4601 0x34501410non_cacheable_bss_start = .	
RGB LED M7 0 M7 0.map	4602 ^(.mcal bss no cacheable)	

#### LIGHT UP RGB LED: MAKE IMAGE BY IVT TOOL

• Export and save image



• Click on "Align" button to align address.



• Click on "Export Blob Image" to generate blob image and save final blob image.

☑ Configure QuadSPI parameters	Save file	×
QuadSPI parame N/A	← → ▼ ↑ 📜 « RGB > RGB_LED_M7_0 > 🛛 🗸 🕐	Search RGB_LED_M7_0_M7_0
IVT Image Address		
IVT Image Start Address 0x1000	Organize  New folder	E • 🕐
A	Name Pictures 🖈 ^ Name	Date modified
Automatic Align	📕 Download: 🖈 📃 🧧 STC	2022/0// 15:54
Automatic Align Start Address: 0x1000 Align	- 20220610支音	2022/6/7 15:54
	Startup_Code.bak	2022/6/7 15:54
	Debug_RAM RGB_LED_M7_0_M7_0_bl.bin	2022/6/8 17:41
Import IVT Image	RDB3_REVE RGB_LED_M7_0_M7_0_blob.bin	2022/6/8 16:29
Export IVT Image	RGB_LED_M7_ V <	>
Import Blob Image	File name:       RGB_LED_M7_0_M7_0_blob.bin       12         Save as type:       Binary file (*.bin)	~
Flash Image	▲ Hide Folders	Save Cancel

• Connect the UART0 port of S32G-VNP-GLDBOX3 with PC.



Open S32FlashTool

OSDisk (C:) > NXP > S32DS.3.4 > S32DS > tools > S32FlashTool > GUI

^ Date modified
2022/6/8 17:48
2022/6/6 17:36
2021/6/28 12:41
2022/6/6 17:36
2022/6/6 17:36
2022/6/6 17:36
2022/6/8 16:15
2022/6/6 17:36
2022/6/6 17:36
2022/6/6 17:36
2022/6/6 17:36

• Set the port name of COM interface according to the actual condition of local PC.

S32 Flash Tool				_	
ile Help					
imple View				_	
nitialization select target and algorithm for uploading:			Communication Select communication d	evice and parame	3
Target S32G3xxx V	Override XOSC frequency	40M	● COM		
Secure serial bootloader:		Browse	Port name:	COM4	
Algorithm SD V QSPI	✓ CS ✓		CAN Bus		
Prepare target for Ethernet upload			Device name:	IXXAT	$\sim$
Upload target and algorithm to hardware			Port number:		$\sim$
			Serial number:		$\vee$
sh operations			<ul> <li>Ethernet</li> </ul>		
Upload file to device			Host:		
<u>Get flash ID</u>			State Connection		
Download from device					
clase memory range					
ecution					
					1
					^

• Select S32G3xxx as the target image and set SD as Algorithm

S32 Flash Tool	_		$\times$
File Help			
Simple View			^
Initialization Select target and algorithm for uploading: Target S32G3xxx • Override XOSC frequency Algorithm SD • 40M Secure serial bootloader: 5 Browse • Prepare target for Ethernet upload • Upload target and algorithm to hardware Flash operations	Communication Select communic and parameters: COM Port name: CAN Bus Device name: Port number: Serial number:	ation device COM5 IXXAT V	
<ul> <li>Upload file to device</li> <li>Get flash ID</li> <li>Download from device</li> <li>Download from device to file</li> <li>Erase memory range</li> </ul>	C Ethernet		
			~

Insert SD Card into the slot of S32G-VNP-GLDBOX3, set SW3 on and set SW9,10 to select serial boot
 mode (Refer to <u>APPENDIX A</u>)

Part Reference Number	Setting
SW9	1-OFF, 2-OFF
SW10	1-OFF, 2-OFF
SW3	ON

• Click on "Upload target and algorithm to hardware..." button and the log should be shown as below.



 Click "Upload file to device..." button, set start address as 0x00 and select the generated blob image from page 30, click on "OK" button.

Simple View					
Initialization			Communication		
Select target and algorithm for uploading:			Select communication	device and param	eters:
Target S32G3xxx V	Override XOSC frequency	40M	● COM		
Secure serial bootloader:		Browse	Port name:	COM4	
Algorithm SD V QSPI	✓ CS		CAN Bus		
Prepare target for Ethernet upload			Device name:	IXXAT	$\sim$
💝 Upload target and algorithm to hardwar	e		Port number:		$\sim$
-			Serial number:		$\sim$
<sup>↑</sup> <u>Upload file to device</u> <sup>♠</sup> Get flash ID	opioud nie io benee		0		_
• <u>Get fidstrito</u>			3		
Download from device	Start address: 0x 0	V	<b>9</b> erify	10	
Download from device     Download from device to file	Start address: 0x 0 File: C:\Users\NXF6539	⊠ v 8\workspace	s32DS.3.5\RGB_LED_N Brow	"10	
Cec man no     Download from device     Download from device to file     Erase memory range	Start address: 0x 0 File: C:\Users\NXF6539	<b>√</b> v 8\workspace	erifyS32DS.3.5\RGB_LED_1 Brow	wse 10	
Cer man no     Construction     Construction     Construction     Construction     Construction     Construction	Start address: 0x 0 File: C:\Users\NXF6539 OK	₩orkspace	s32DS.3.5\RGB_LED_1 Brow	wse 10	
Section Them     Download from device     Download from device to file     Erase memory range  Execution  Program finished successfully.	Start address: 0x 0 File: C:\Users\NXF6539 OK	B\workspace	S32DS.3.5\RGB_LED_1 Brow	wse_ 10	3
See Institution     Download from device     Download from device to file     Erase memory range      Execution      Program finished successfully.  Progress: 100	Start address: 0x 0 File: C:\Users\NXF6539 OK	B\workspace	S32DS.3.5\RGB_LED_) Brow	u 10	

• If the image downloading process is successful, the result log should be the similar as below.

Simple View					
Initialization			Communication		
Select target and algorithm for uploading:		4014	Select communication	device and parame	eters:
larget 35205XXX 👻		40M	● COM	6014	
Secure serial bootloader:		Browse	Port name:	COM4	
Algorithm SD V QSPI	V CS V		O CAN BUS	ΙΥΥΑΤ	
Prepare target for Ethernet upload			Device name.	122241	
Upload target and algorithm to hardwa	are		Fort humber:		*
Flash operations			Serial number:		~
Upload file to device			Lest		
Get flash ID			Start connection		
Download from device			→ <u>lest connection</u>		
Download from device to file					
¥ Erase memory range					
* Erase memory range					
Erase memory range					
Erase memory range					3
Erase memory range Execution  Program finished successfully.					31
Erase memory range  Execution  Program finished successfully.  Programs: 99					21
Erase memory range  Execution  Program finished successfully.  Progress: 99 Progress: 100					2
<ul> <li>Erase memory range</li> <li>Execution</li> <li>Program finished successfully.</li> <li>Progress: 99</li> <li>Progress: 100</li> <li>Progress: 100</li> </ul>					24

#### LIGHT UP RGB LED: SET RDB2 AND RUN APPLICATION

 Set SW3, 4, 9,10 to select SD card boot mode and set SW11 into "ON" to connect RGB LED with S32G3 pin(Refer to <u>APPENDIX B</u>)

Part Reference Number	Setting
SW3	ON
SW4	7-ON, Other-OFF
SW9	1-OFF, 2-OFF
SW10	1-ON, 2-OFF
SW11	ON

• Power on GLDBOX3, the RGB LED (U128) will be lighted in blue color.



# Enable Linux BSP On Cortex-A53 Cores



#### PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.

#### **STEP 1: INSTALL DEPENDENCES FOR DEFAULT YOCOTO**

- The steps below have been validated on Ubuntu-18.04 LTS.
  - Update the package manager sudo apt-get update
  - Install python 2x 2.6 or newer sudo apt-get install python
  - Install git 1.8.3 or newer
     sudo apt-get install git
  - Install curl

sudo apt-get install curl

 Install repo mkdir ~/bin
 curl http://commondatastorage.googleapis.com
 /git-repo-downloads/repo > ~/bin/repo
 chmod a+x ~/bin/repo
 PATH=\${PATH}:~/bin

Configure your git environment (you may skip this option if you have git already configured): git config --global user.email "you@example.com" git config --global user.name "Your Name"

#### **STEP 2: DOWNLOAD YOCTO PROJECT ENVIRONMENT**

Create a dedicated directory for BSP

*mkdir fsl-auto-yocto-bsp* 

cd fsl-auto-yocto-bsp

Choose the BSP branch and initialize the Yocto project for BSP repo init -u https://github.com/nxp-auto-linux/auto\_yocto\_bsp -b release/bsp35.0

repo sync

#### **STEP 3: BUILD LINUX BSP IMAGE**

Prepare and confirm the building environment for the BSP

(Enter the directory *fsl-auto-yocto-bsp*)

./sources/meta-alb/scripts/host-prepare.sh

Create build directory for target platform board source nxp-setup-alb.sh -m s32g399ardb3

Build BSP base Image

bitbake fsl-image-base

#### **STEP 3: BUILD LINUX BSP IMAGE**

Waiting for the building process finish, the BSP image will be generated like below.

0:00

nxf65398@lsv11051:~/ Loading cache: 100% Loaded 4898 entries Parsing recipes: 100 Parsing of 3301 .bb NOTE: Resolving any	fsl-auto-yocto-bsp-35.0/build_32g399ardb3\$ bitbake fsl-image-base  ####################################	Time: Time:	0
Build Configuration: BB VERSION BUILD_SYS NATIVELSBSTRING TARGET_SYS MACHINE DISTRO DISTRO VERSION TUNE_FEATURES TARGET_FPU meta_poky	= "1.48.0" = "x86_64-linux" = "universal" = "aarch64-f51-linux" = "s32g399ardb3" = "f51-auto" = "35.0" = "aarch64 armv8a crc cortexa53 crypto" = ""		
meta-року meta-yocto-bsp meta-oe meta-multimedia	= "HEAD:6a751048e50c00261d99c2d8d69534f7a8da38a9"		
meta-python meta-python2 meta-networking meta-gnome meta-filesystems meta-webserver meta-veorl	<pre>= "HEAD:f3f7a5f1a4713f145107bb043e0d14cb3a51c62f" = "HEAD:3fae17aece0e6d82f56965fe501bf7080c671df8"</pre>		
meta-xfce meta-virtualization meta-optee meta-security meta-freescale meta-alb	<pre>"HEAD:f3f7a5f1a4713f145107bb043e0d14cb3a51c62f" "HEAD:fa093228c02c4a42da1f9abb7c4c57d70d5a212" "HEAD:fb06032b38c3064290ab0891238c92d7a45f151" "HEAD:3daf99fd138b0eebe864bbe1b9c71241d97c4512" "HEAD:41d4f625c6db7a7786f049a755c2b48e023bc49b" = "HEAD:88cfe1f8d78da5bc46d646942047cd5ec13c3e11"</pre>		
WARNING: /opt/user/n om a forced run Initialising tasks: Sstate summary: Want	xf65398/fsl-auto-yocto-bsp-35.0/sources/meta-alb/recipes-kernel/linux/linux-s32_5.10.bb:do_compile 100%  ###################################	is ta Time:	in 0

Tasks Summary: Attempted 4822 tasks of which 4748 didn't need to be rerun and all succeeded.

nmary: There was 1 WARNING message shown

The generated BSP image(fsl-images32g399ardb3-xxx.rootfs.sdcard) is located at " <builddirectory>/tmp/deploy/images/s32g399ar db3/".

nxf65398@lsv11051:~/fsl-auto-yocto-bsp-35.0/build_s32g399ardb3/t	mp/deploy/images/s32g399ardb3\$ ls
boot.scr	s32g399a-rdb35.10.145-r0-s32g399ardb3-20230227091216.dtb
boot.source	s32g399a-rdb3.dtb
fip.s32-qspi	s32g399a-rdb3-s32g399ardb3.dtb
fip.s32-sdcard	tools
fsl-image-base-s32g399ardb3-20230202063624.rootfs.cpio.gz.u-boot	u-boot.bin
fsl-image-base-s32g399ardb3-20230202063624.rootfs.ext4	u-boot.bin-qspi
fsl-image-base-s32g399ardb3-20230202063624.rootfs.manifest	u-boot.bin-sdcard
fsl-image-base-s32g399ardb3-20230202063624.rootfs.sdcard	u-boot-flashenv-s32g399ardb3-1.0+fslgit-r0.bin
fsl-image-base-s32g399ardb3-20230202063624.rootfs.tar.gz	u-boot-flashenv-s32g399ardb3.bin
fsl-image-base-s32g399ardb3-20230202063624.testdata.json	u-boot-flashenv-sd-s32g399ardb3-1.0+fslgit-r0.bin
fsl-image-base-s32g399ardb3.cpio.gz.u-boot	u-boot-flashenv-sd-s32g399ardb3.bin
fsl-image-base-s32g399ardb3.ext4	u-boot-nodtb.bin-qspi
fsl-image-base-s32g399ardb3.manifest	u-boot-nodtb.bin-sdcard
fsl-image-base-s32g399ardb3.sdcard	u-boot-qspi-2020.04-r0.bin
fsl-image-base-s32g399ardb3.tar.gz	u-boot-s32g399ardb3.bin
fsl-image-base-s32g399ardb3.testdata.json	u-boot-s32g399ardb3.bin-qspi
Image	u-boot-s32g399ardb3.bin-sdcard
Image5.10.145-r0-s32g399ardb3-20230227091216.bin	u-boot-sdcard-2020.04-r0.bin
Image-s32g399ardb3.bin	xen
modules5.10.145-r0-s32g399ardb3-20230227091216.tgz	xen-s32g399ardb3
modules-s32g399ardb3.tgz	xen-s32g399ardb3.efi

#### **STEP 4: DOWNLOAD BSP IMAGE INTO SD CARD: IN LINUX**

Insert SD/MMC card reader into PC and identify the device node assigned to the SD/MMC card. It is assumed that the device assigned is /dev/sdb.

cat /proc/partitions					
major	min	or #blocks	name		
8	0	85647168	sda		
8	1	82628608	sda1		
8	2	1	sda2		
8	5	3015680	sda5		
11	0	58258	sr0		
8	16	7707648	sdb		
8	17	7703552	sdb1		

Copy the generated image from page 39 to SD card device using dd command like below:

sudo dd if=./ fsl-image-base-s32g399ardb3xxx.rootfs.sdcard of=/dev/sdb bs=1M && sync

jevon@jevon-virtual:~/Desktop/authur\$ sudo dd if=./fsl-image-base-s32g399ardb3-2 0220609034839.rootfs.sdcard of=/dev/sdb bs=1M && sync [sudo] password for jevon: 17+1 records in 17+1 records out 18493440 bytes (18 MB, 18 MiB) copied,\_3.96248 s, 4.7 MB/s

Note: The steps in this page are only supported in Linux environment, if the user want to download the BSP image into SD card on Windows, please follow the steps on the next page.

#### **STEP 4: DOWNLOAD BSP IMAGE INTO SD CARD: IN WINDOWS**

- 1. Install and Run Cygwin as administrator
- 2. Before inserting SD card into the slot, run "cat /proc/partitions" cmd and note the current devices.



3. After inserting SD card into the slot, run cat /proc/partitions again and find out the SD card descriptor



4. Erase the sub-partition info on the SD card

dd if=/dev/zero of=/dev/sdb bs=512 count=1 && sync

\$ dd if=/dev/zero of=/dev/sdb bs=512 count=1 && sync

1+0 records in

1+0 records out

512 bytes copied, 0.0033774 s, 152 kB/s

5. Copy the generated BSP image to the local folder on Windows and switch to the directory of folder by Cygwin. Burn all contents of the BSP image but the first four mega bytes into the SD card.

dd if= fsl-image-base-s32g399ardb3-xxx.rootfs.sdcard of=/dev/sdb bs=1M skip=4 seek=4 && sync

\$ dd if=fsl-image-base-s32g399ardb3-20220609034839.rootfs.sdcard of=/dev/sdb bs=1M skip=4 seek=4 && sync 100+0 records in 100+0 records out 104857600 bytes (105 MB, 100 MiB) copied, 20.3374 s, 5.2 MB/s

6. Burn the first four mega bytes of the BSP image into the SD card

dd if= fsl-image-base-s32g399ardb3-xxx.rootfs.sdcard of=/dev/sdb bs=1M count=4 && sync

\$ dd if=fsl-image-base-s32g399ardb3-20220609034839.rootfs.sdcard of=/dev/sdb bs=1M count=4 && sync 4+0 records in 4+0 records out 4194304 bytes (4.2 MB, 4.0 MiB) copied, 0.564993 s, 7.4 MB/s

# Note: If the following prompt appears, please follow the steps below dd: error writing '/dev/sdb': Permission denied 1+0 records in 0+0 records out 0 bytes copied, 0.0063647 s, 0.0 kB/s 1 Take out the SD card and insert it again 2 Execute dd if=/dev/zero of=/dev/sdb bs=512 count=1 && sync 3 Take out the SD card and insert it again 4 Burn the image to the SD card



#### **STEP 5: SELECT BOOT MODE OF RDB2**

• Set GLDBOX3 to SD card boot mode



Part Reference Number	Setting
SW3	ON
SW4	7-ON, Other-OFF
SW9	1-OFF, 2-OFF
SW10	1-ON, 2-OFF

#### **STEP 6: RUN LINUX BSP**

 Connect UART cable to UART0. Then open serial terminal and configure COM port, the baud rate is 115200.

a Term: Serial port set	up and connection		
Port:	СОМ19 ~	New s	etting
Speed:	115200 ~		
Data:	8 bit $\sim$	Can	cel
Parity:	none ~		
Stop bits:	1 bit $\sim$	Не	lp
Flow control:	none ~		
Transı O	nit delay msec/char	0 msec/line	
Device Friendly Device Instance Device Manufact Provider Name: I Driver Date: 8-16 Driver Version: 2	Name: USB Seria ID: FTDIBUS\VID_ urer: FTDI -TDI -2017 .12.28.0	l Port (COM19) _0403+PID_6001+A	U00MD3I
<			>

 Power up the S32G-VNP-GLDBOX3 and view print message in serial terminal

OK ] Reached target Network.
OK ] Reached target Host and Network Name Lookups.
OK ] Finished Rebuild Dynamic Linker Cache.
Starting Update is Completed
OK ] Finished Update is Completed.
OK ] Finished Run pending postinsts.
OK ] Reached target System Initialization.
OK ] Started Daily Cleanup of Temporary Directories.
OK ] Reached target Timers.
OK ] Listening on D-Bus System Message Bus Socket.
OK ] Reached target Sockets.
OK ] Reached target Basic System.
OK ] Started Kernel Logging Service.
OK ] Started System Logging Service.
OK ] Started D-Bus System Message Bus.
OK ] Started Respond to IPv6 Node Information Queries.
OK ] Started Network Router Discovery Daemon.
OK ] Started Hardware RNG Entropy Gatherer Daemon.
6.684600] random: crng init done
6.684614] random: 137 urandom warning(s) missed due to ratelimiting
Starting User Login Management
Starting Permit User Sessions
OK ] Finished Load/Save Random Seed.
OK ] Finished Permit User Sessions.
OK ] Started Getty on tty1.
OK ] Started Serial Getty on ttyLF0.
OK ] Reached target Login Prompts.
OK ] Started User Login Management.
OK ] Reached target Multi-User System.
Starting Update UTMP about System Runlevel Changes
OK ] Finished Update UTMP about System Runlevel Changes.
uto Linux BSP 35.0 s32g399ardb3 ttyLF0 32g399ardb3 login:



#### **APPENDIX A: S32G-VNP-GLDBOX3 SERIAL BOOT SWITCH SETTINGS**





Compare with default setting, the 1st of SW10 need to be changed

#### APPENDIX B: S32G-VNP-GLDBOX3 SD-CARD BOOT AND LED LIGHT UP SWITCH SETTINGS



PUBLIC 46

#### **LEGAL INFORMATION**

#### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

#### Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### **LEGAL INFORMATION**

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer's. NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application (Cost) and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application (Cost) and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application (Cost) and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application (Cost) and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application (Cost) and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application (Cost) and the product of the produ

#### **LEGAL INFORMATION**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

#### • Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. NXP — wordmark and logo are trademarks of NXP B.V.



# SECURE CONNECTIONS FOR A SMARTER WORLD

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.