# **RN00283** PN5180 Firmware Version 4.0 Rev. 1.1 — 10 April 2025

**Release notes** 

#### **Document information**

Information	Content
Keywords	PN5180
Abstract	This document describes the known limitations of the PN5180 Firmware 4.0.



## 1 Document purpose

This document describes the known limitations of the PN5180 Firmware 4.0.

The functionality of the firmware 4.0 together with the hardware PN5180A0HN PN5180A0ET is described in the data sheet of the product PN5180A0HN/C3 PN5180A0ET/C3 <u>ref.[1]</u>.

## 2 FW version history

### 2.1 Firmware version 3.4

Allows EMVCo 2.3.1 compliant EMD error handling.

Version information:

- EEPROM address 0x12: 0x04
- EEPROM address 0x13: 0x03

### 2.2 Firmware version 3.5

Allows EMVCo 2.5 compliant EMD error handling.

Version information:

- EEPROM address 0x12: 0x05
- EEPROM address 0x13: 0x03
- Changes of version 3.5 compared to version 3.4:
- The EMD\_CONTROL register is updated to support EMVCo 2.5.
- Adaptive Waveform Control (AWC) implemented.

### 2.3 Firmware version 3.6

### Automatic Receiver Control added

No silicon initialized with this firmware is available. Usage of this firmware requires an update by the user.

Version information:

- EEPROM address 0x12: 0x06
- EEPROM address 0x13: 0x03

### Changes of Version 3.6 compared to Version 3.5:

- Accessible EEPROM top address is changed to 0xFE.
- EEPROM functional assignment starting at address 0xD8.
- EEPROM updates to support using GPO1 during LPCD card detect and GPIO2 during wake-up from standby.
- Adaptive Receiver configuration (ARC) available: EEPROM table updates for receiver configuration.
- Energy of external RF field can be used to operate an external system-power-on Switch.

### 2.4 Firmware version 3.7

Not released.

### 2.5 Firmware version 3.8

Firmware version prepared for EMVCo 2.6

Version information:

- EEPROM address 0x12: 0x08
- EEPROM address 0x13: 0x03

### Changes of Version 3.6 compared to Version 3.8

### PN5180 Firmware Version 4.0

- EEPROM configuration for PLL\_DEFAULT\_SETTING (address 0x1C) had been updated with timer options and persistent testbus configuration added.
- LDO\_OUT pin is available for output of regulated 3.3 V, configuration options added to SYSTEM\_CONFIG register; SYSTEM\_STATUS register is extended by bit LDO\_TVDD\_OK. THIS FEATURE CAN BE ENABLED ON ALL PN5180 PRODUCT VERSIONS. PRODUCTION TEST OF THIS FEATURE IS PERFORMED ON PN5180A0HN/C3 AND PN5180A0ET/C3 ONLY.
- ACTIVE\_MODE\_TX\_RF\_ENABLE added to SYSTEM\_CONFIG register.
- The EMD block offers the possibility to stop and restart a CLIF Timer. This selection can be done via register. The firmware 3.8 allows usage of any timer (T0, T1 or T2) as CLIF timer.
- Prepared for EMVCo. 2.6 digital compliancy.

### 2.6 Firmware version 3.9

Version information:

- EEPROM address 0x12: 0x09
- EEPROM address 0x13: 0x03

### Changes of Version 3.8 compared to Version 3.9:

The DPC\_XI can be configured in the RAM using SYSTEM\_CONFIG, which is used along with the AGC\_XI in EEPROM for AGC correction. The DPC\_XI in RAM can be used using enable/disable bit in EEPROM. This allows to compensate a temperature shift of the AGC to improve the accuracy of the DPC. (The temperature can be measured externally by the host  $\mu$ C.)

• SYSTEM\_CONFIG register bits in range[12-19] are used to configure the 8 bit signed value (+/- 0 to 127).

DPC\_XI value in RAM

• In EEPROM, Dynamic DPC\_Xi RAM can be enabled/disabled using EEPROM Misc\_Config, bit 5.

### 2.7 Firmware version 3.A

Version information:

- EEPROM address 0x12: 0x09
- EEPROM address 0x13: 0x03

### Changes of Version 3.9 compared to Version 3.A:

Supports EMVCo2.6 and more ARC Parameters.

- By Default, the EEPROM LPCD\_REFERENCE\_VALUE is set to 8
- By Default, the EEPROM LPCD Selection is set to AUTO CALIBRATION.

Bit Field [1:0] 00 - Auto Calibration 01 - Self Calibration 10 & 11 - RFU.

 ARC Parameters supported: MIN\_LEVELP, MINLEVEL, RX\_HPCF and RX\_GAIN. (MIN\_LEVEL & MIN\_LEVELP can vary b/w +/- 3, whereas the actual value is 4 bit)

### 2.8 Firmware version 4.0

Version information:

- EEPROM address 0x12: 0x00
- EEPROM address 0x13: 0x04

PN5180 Firmware Version 4.0

### Changes of Version 3.A compared to Version 4.0:

No functional difference to Firmware Version 3.A.

PN5180 Firmware Version 4.0

# 3 Possible problems known errors and restrictions

### Known errors

none

### **Restrictions description**

none

PN5180 Firmware Version 4.0

## **4** References

[1] Data sheet – PN5180 – High-performance multi-protocol full NFC frontend, supporting all NFC Forum modes (link)

# 5 Revision history

Document ID	Release date	Description	
RN00283 v.1.1	10 April 2025	<ul> <li>Previously published as "RN4342". Document security status changed to "public". Editorial changes to conform to latest NXP standards.</li> <li>Section "Referenced documents" renamed to <u>Section 4</u> <u>"References"</u>.</li> <li><u>Section 4 "References"</u>: updated.</li> </ul>	
RN4342 v.1.0	3 July 2017	Initial version.	

### Table 1. Revision history

#### PN5180 Firmware Version 4.0

# Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

## Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace$  B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

### PN5180 Firmware Version 4.0

### Licenses

Purchase of NXP ICs with NFC technology — Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

### Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. **NXP** — wordmark and logo are trademarks of NXP B.V. **MIFARE** — is a trademark of NXP B.V.

PN5180 Firmware Version 4.0

# **Tables**

Tab. 1. Revision history ......8

PN5180 Firmware Version 4.0

### Contents

2
. 3
3
3
3
3
3
4
. 4
4
. 6
7
8
9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2025 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com

Document feedback Date of release: 10 April 2025 Document identifier: RN00283