# **NXP Semiconductors**

**Release Notes** 

# **QorlQ Configuration and Validation Suite 4.24**

# 1. Overview

This document provides release notes for the QorlQ Configuration and Validation Suite (QCVS) 4.24 release. It describes the new features added in the release, lists the targets supported by each QCVS component, and provides instructions on product installation, licensing, and support.

Besides adding new enhancements, this release addresses several issues found in QCVS 4.23 release.

#### **Contents**

1.	Ove	rview	1		
2.	Revi	ision history	3		
3.		6			
4.	Supported devices				
5.		8			
6.	Proc	8			
7.	Licensing				
8.		9			
9.	Known issues and limitations				
	9.1	Known issues	9		
	9.2	Known limitations	10		
	9.3	Installation errata	10		
10	Heln	and support	10		



#### Overview

Applications.

# NOTE QCVS 4.10 release and later supports only LS series, ARMv8 based devices. Support for Power Architecture - based devices will be continued in QCVS 4.5.x product line. Support for ARMv7 - based devices will be continued in QCVS 4.9.x product line (see QCVS Installation Guide for more details). NOTE QCVS must be installed over ARMv8 installed from a CW4NET installation. For more

details on CW4NET, see CodeWarrior Development Suites for Networked

QorlQ Configuration and Validation Suite 4.24

# 2. Revision history

The table below shows the revision history for the QCVS releases.

**Table 1: Revision history** 

QCVS release	Key new features			
	DDR tool: LX2 SPD Mock DIMM generated for TFA			
	DDR tool: DIMM part number in generated file when read SPD			
QCVS 4.24	DDR tool: LX2162A specific support			
	SerDes tool: LX2162A specific support			
	SerDes tool: Bug fixes			
	DDR tool: Memtester			
	DDR tool: Warm boot for memory tests			
	<ul> <li>DDR tool: New algorithm for ATx delay for LX216x</li> </ul>			
	DDR tool: Import DDRC and PHY TFA output for LX216x			
QCVS 4.23	DDR tool: Import/Export LX216x PHY parameters			
QCV3 4.23	<ul> <li>DDR tool: LX216x maximal debug log for PHY messages</li> </ul>			
	DDR tool: Bug fixes			
	SerDes tool: Support for LX216x			
	SerDes tool: Bug fixes			
	PBL tool: Bug fixes			
	DDR tool: LX2 PHY errata			
	DDR tool: Add quick Rd2D			
QCVS 4.22	DDR tool: Add High-Effort WrDQ1D			
	DDR tool: Bug fixes			
	SerDes tool: Alpha support for LX2			
	DDR tool: LX2 phy driver updated to version 2019.04			
QCVS 4.21	DDR tool: Support for LX2 rev 2			
	<ul> <li>DDR tool: DDR data rate should be included in exported file</li> </ul>			
	DDR tool: Stress tests scenario			
QCVS 4.20	DDR tool: Mocked SPD for discrete DDR4 with TFA			
	DDR too: Bug fixes			
0000 4 40	PBL tool: Bug fixes			
QCVS 4.19	DDR tool: Bug fixes			
	PBL tool: Bug fixes			
OCVC 4.10	DDR tool: LX2 Diagnostic data Eye			
QCVS 4.18	DDR tool: Export validation results as JPG			
	DDR tool: Bug fixes			
	PBL tool: Bug fixes			
QCVS 4.17	DDR tool: Compatibility with A-TF			
	DDR tool: Bug fixes			

**QorlQ Configuration and Validation Suite 4.24** 

NXP Semiconductors 3

## Revision history

	PinMux: Support for LS1028A
QCVS 4.16	LS1028A support (DDR and PBL)
QCV3 4.10	General bug fixes
	LS1088ARDB-PB support
	• LS1012FRWY-1Gb
	PBL tool: Full data driven support
	PBL tool: Access to all RCW Reserved bites
	PBL tool: Editable RCW registers view
	PBL tool: Warn about missing of PBI commands
	PBL tool: Bug fixes
QCVS 4.15	DDR tool: Per bit test for Read margin on LX2
	<ul> <li>DDR tool: Option to switch between per bit/per byte view for margin tests on LX2</li> </ul>
	<ul> <li>DDR tool: Option to run in per bit/per byte mode for margin tests on LX2</li> </ul>
	<ul> <li>DDR tool: Address Parity support for UDIMM and RDIMM</li> </ul>
	DDR tool: Import DDR PHY parameters
	DDR tool: UBoot load and execute in DDR
	DDR tool: Bug fixes
	<ul> <li>LX2160A support (DDR and PBL)</li> </ul>
	<ul> <li>DDR toot: Add Walking Ones/Zeros tests for LS1012A</li> </ul>
	<ul> <li>DDR tool: DMA test does not accept address range higher than</li> </ul>
	0x7FFFFFF
QCVS 4.14	DDR tool: Data driven support for DDR wizard
	DDR tool: Bug fixes
	PBL tool: Bug fixes     Pintal
	<ul> <li>PinMuxing tool: LS1012 - QCVS doesn't make the difference between</li> <li>CPU revisions for PinMux</li> </ul>
	DDR tool: Bug fixes
	DDR tool: RCW override GUI support
	DDR tool: DMA test for LS1012
QCVS 4.13	<ul> <li>DDR tool: Allow skipping WRLV start search table</li> </ul>
QCV3 4.13	PBL tool: Bug fixes
	PinMux tool: Bug fixes
	SerDes tool: Bug fixes
	SerDes tool: Support for LS1012
	<ul> <li>DDR tool: Data eye display for Read and Write margins for DDR4 working above 1600 MT/s</li> </ul>
	DDR tool: Option to select Write leveling searching method
OCVS 4 12	DDR tool: Message saying which method is selected for WRLV searcher
QCVS 4.12	DDR tool: DDR clock default values per target provided in wizard
	DDR tool: Any tables from Centering the clock can be disabled/enabled
	by user
	<ul> <li>DDR tool: Fixes for LS2088A DDR controller 3</li> </ul>

**QorlQ Configuration and Validation Suite 4.24** 

	DDR tool: The total maximum skew for any byte line limited to 250 mm
QCVS 4.10	<ul> <li>Supports only ARMv8 - based devices</li> <li>LA1575 support (PBL and DDR)</li> <li>DDR tool: Option to reset target between tests including GUI pref. drastically improves batch execution time</li> <li>DDR tool: Tweaks for read margins algorithm</li> <li>DDR tool: Write leveling values recognition based on skews</li> <li>DDR tool: Automatically determination of DDR data rate based on DDR PLL ratio in DDR wizard page</li> <li>DDR tool: Option to generate random pattern for BIST tests</li> <li>SerDes tool: LS1046/LS1026 NPI support</li> <li>PinMuxing tool: Support for LS1043A 23x23 SoC die</li> </ul>
QCVS 4.9	<ul> <li>PBL tool: RCW validation</li> <li>PBL tool: Read from target option in wizard</li> <li>PBL tool: Choose system clock and DDR clock in wizard after Read from target</li> <li>PBL tool: Remove hardcoded RCW option from wizard</li> <li>DDR tool: 8 Gb support for LS1 DDR3L parts</li> <li>DDR tool: 1800 MT/s and 2100 MT/s support for DDR4 parts</li> <li>DDR tool: New method to determine best working write leveling start values</li> <li>DDR tool: Faster executing Write Leveling margins</li> <li>DDR tool: Allow changing of I2C_MUX/SPD_EEPROM_ADDR when Read SPD</li> <li>Connection view GUI refactoring, connection cancel support</li> </ul>
QCVS 4.8	<ul> <li>PBL tool: PBL swapping w/o CRC command swapped</li> <li>PBL tool: RCW regs import from target</li> <li>DDR tool: Improve margins test</li> <li>DDR tool: DP-DDR controller support</li> <li>DDR tool: Import from target option in wizard</li> <li>SerDes tool: LS1088A/LS2088A NPI support</li> <li>Remove support for BOOTROM tool, Hardware Device Tree tool, Frame Distributor Wizard tool</li> </ul>
QCVS 4.7	<ul> <li>Delivered only as an installable update to CW-ARMv8/CW-ARMv7</li> <li>Added support for LS1046A, LS1088A, LS2088A and derivatives</li> <li>PBL tool: Optional generation of swapped PBL</li> <li>PBL tool: Ability to import swapped PBL</li> <li>PBL tool: Performance improvements operating with large PBL files</li> <li>DDR tool: Ability to read DDR configuration directly from the target</li> <li>DDR tool: Ability to generated PBI commands used for DDR initialization</li> <li>DDR tool: Generated U-Boot DDR initialization code aligned with recent BSP/SDKs</li> <li>PinMuxing tool: HTML report generation</li> </ul>

**QorlQ Configuration and Validation Suite 4.24** 

NXP Semiconductors 5

#### System requirements

	<ul> <li>PinMuxing tool: Support for deselecting individuals signals from an assigned module</li> <li>PinMuxing tool: Ability to assign entire modules or individual pins from a module</li> </ul>
	Various GUI tweaks
QCVS 4.6	<ul> <li>PBL tool: Added support for LS1012A</li> <li>DDR tool: Added support for LS1012A, included validation error advisor, and added Read &amp; Write Margin support for ARMv8-based devices</li> <li>SerDes tool: Added support for LS2040A/80A</li> <li>PinMuxing tool: Added support for LS2040A/80A/85A, LS1043A/23A, and LS1012A, and improved pin allocation</li> <li>Removed PA support, which is frozen at the level of QCVS 4.5</li> </ul>
QCVS 4.5	<ul> <li>New PinMuxing tool. Supported for LS1020A/21A/22A</li> <li>LS2040A/80A, LS1023A support (PBL and DDR)</li> <li>New DDR validation tests for ARMv8-based devices (qDMA, Write Read Compare, Walking Ones/Zeros)</li> <li>DDR Read &amp; Write Margin support for ARMv7-based devices</li> </ul>
QCVS 4.4.1	• T1013/23 rev 1.0 support
QCVS 4.4	<ul> <li>SerDes tool: Errata support, LS1043A rev 1.0 support</li> <li>FDW: LS1043/23 rev 1.0 support</li> <li>DDR tool: Advanced DDR validation errors reporting</li> <li>PBL tool: Better PBL errata notification</li> </ul>
QCVS 4.3	<ul> <li>New tool in the suite: Frame Distributor Wizard (FDW), addressing PCD configuration for DPAA 1.x IP block</li> <li>SerDes support for LS102x (rev 1.0 and rev 2.0) and LS2085 (rev 1.0) devices</li> <li>Support for LS1020/1/2 rev 2.0 devices</li> <li>Support for LS1043A rev 1.0 device (PBL and DDR only)</li> </ul>
QCVS 4.2.1	Access to target via DAP for LS2085 device
QCVS 4.2	<ul> <li>New tool in the suite: SerDes Configuration and Validation</li> <li>DDR4 support</li> <li>LS2085 support for DDR, PBL, and Hardware Device Tree Editor</li> </ul>
QCVS 4.1.1	None
QCVS 4.1	DDR write and read margin scenarios

# 3. System requirements

## **Hardware**

• Windows® OS: Intel® Pentium® 4 processor, 2 GHz or faster, Intel® Xeon™, Intel® Core™, AMD Athlon™ 64, AMD Opteron™, or higher

- Linux® OS: 1.8 GHz Intel® Pentium® class processor (or better)
- At least 2 GB of RAM
- At least 3 GB of free disk space
- Internet connectivity for web downloads and update access

### **Operating system**

This list reflects the set of operating systems the final build has been verified with:

- Windows 7 Professional (64-bit)
- Windows 10 (64-bit)
- Ubuntu 16.04 LTS (64-bit)
- Ubuntu 18.04 LTS (64-bit)
- Ubuntu 20.04 LTS (64-bit)
- Fedora 31 (64-bit)
- Mint 19.x (64-bit)
- RedHat Enterprise Linux / CentOS 7.8 (64-bit)
- RedHat Enterprise Linux / CentOS 8.2 (64-bit)

# 4. Supported devices

**NXP Semiconductors** 

The table below lists the QorIQ processors and NXP boards containing the processors this release has been tested with. If your processor revision or board is not listed, it does not mean that QCVS would not work with it. It just means that the product has not been tested with it.

**Table 2: Supported devices** 

	Supported tools				
SoC name	SoC revisions	PBL	DDRv	SerDes	PinMuxing
LA1575	1.0	✓	✓		
LS1012A	1.0	✓	<b>✓</b>	<b>✓</b>	✓
LS1023A/43A	1.0	✓	<b>✓</b>	<b>✓</b>	✓
LS1026A/46A	1.0	✓	✓	<b>✓</b>	✓
LS1028A	1.0	✓	<b>✓</b>		✓
LS1044A/48A	1.0	✓	<b>✓</b>	<b>✓</b>	✓
LS1084A/88A	1.0	✓	<b>✓</b>	<b>✓</b>	✓
LS2044A/84A	1.0	✓	<b>✓</b>	<b>✓</b>	✓
LS2048/88A	1.0	✓	<b>✓</b>	<b>✓</b>	✓
LX2160A	1.0, 2.0	✓	✓	<b>✓</b>	
LX2162A	1.0		<b>✓</b>	✓	

**QorlQ Configuration and Validation Suite 4.24** 

# 5. New in this release

Listed below are new features added in the QCVS 4.24 release:

- NPI support:
  - o LX2162A specific support
- PBL tool enhancements:
  - o NA
- DDR tool enhancements:
  - o Add support for LX2162A
  - o LX2 SPD Mock DIMM generated for TFA
  - o DIMM part number in generated file when read SPD
  - o Bug fixes
- SerDes tool enhancements:
  - Add support for LX2162A
  - o Bug fixes
- PinMuxing tool enhancements:
  - o NA

# 6. Product installation

QCVS can be installed from:

- Online installation
  - CW4NET installer. For more details on CW4NET, see <u>CodeWarrior Development Suites for</u> Networked Applications.
  - As an update for ARMv8 installed from CW4NET installer
- Offline installation by downloading the CW4NET installation

See QCVS Installation Guide for more details.

# 7. Licensing

The following components of QCVS are licensed:

- PBL Validation
- DDR Validation
- SerDes Validation

To request a license, click here.

# 8. Documentation

The following documents are included with the product:

- Product Brief
- Product user guides
  - Installation Guide
  - Getting Started Guide
  - FAQ Guide
- Tool-specific user guides
  - PBL Tool User Guide
  - · DDR Tool User Guide
  - SerDes Tool User Guide
  - · PinMuxing Tool User Guide

The QCVS documentation is available in the QCVS layout, <u>CodeWarrior Development Suites for Networked Applications</u>, and online documentation portal, <u>QCVS Knowledge Center</u>.

# 9. Known issues and limitations

#### 9.1 Known issues

The table below lists the known issues in this release.

**Table 3: Known issues** 

ID	Headline			
QCS-5627	[DDR] Write margin tests sometimes fail when Vref shmooing is enabled			
	Workaround: Disable Vref shmooing from Window -> Preferences -> Processor Expert -			
	> DDR validation, section Options - Disable VRef shmooing for read and write margins			
QCS-5834	[PBL] PBI data is not generated after you modify serdes protocol			
	Workaround: Modify serdes protocol from Register view			
QCS-5983	[SerDes] Component doesn't open if progress bar isn't completely loaded			
	Workaround: User needs to wait until the progress bar completes loading the SerDes			
	component			
QCS-6151	PBL tool does not have specific support for LX2162			
	Workaround: LX2160A PBL tool support can be used, being aware of possible			
	differences that may occur, compared to LX2162A			

#### 9.2 Known limitations

#### General limitations:

 USB TAP probe is no longer officially supported. While QCVS allows connection using USB TAP probe for some device that might not work. Instead, we strongly advise using CodeWarrior TAP probe.

#### **PBL limitations:**

- The conversion of PBL components from an older to a newer version of QCVS is not supported.
   Importing a workspace created with an older version of QCVS into a newer version of QCVS may result in errors in PBL components, which cannot be manually fixed.
   Workaround:
  - Generate code for the PBL components created with the older version of QCVS, using the QCVS version they were created with.
  - o Import the generated code into a PBL component created with the new version of QCVS.

#### SerDes limitations:

 The validation has been formally tested only using a relevant subset of the possible combinations for: pattern, count window size, and lane protocol/speed configuration.

## 9.3 Installation errata

#### **Installing QCVS over standalone ARMv8**

QCVS can no longer be installed over a standalone CodeWarrior for ARMv8 installation. Instead QCVS must be installed over CodeWarrior for ARMv8 installed from a CW4NET installation. For more details on CW4NET, see <a href="CodeWarrior Development Suites for Networked Applications">CODEWARRION OF THE CODEWARRION OF T

# 10. Help and support

If you have questions, issues, or want to provide feedback about the QCVS software, follow these steps:

- Go to "CodeWarrior for QorIQ" community page, <a href="https://community.nxp.com/community/codewarrior/cw-qoriq">https://community.nxp.com/community/codewarrior/cw-qoriq</a>.
- 2. Log in / register to the community.
- 3. Post your question, issue, or idea to the community forum.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <a href="https://nxp.com/SalesTermsandConditions">nxp.com/SalesTermsandConditions</a>.

NXP, the NXP logo, Freescale, the Freescale logo, CodeWarrior, QorlQ, and Processor Expert are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved.

© 2020 NXP B.V.



18 November 2021

