DSCRTCESL47RN

DSC RTCESL 4.7 Release Notes

Rev. 0 — 17 January 2023

Release notes

Document information

Information	Content
Keywords	DSC, RTCESL, DSP56800EF
Abstract	These release notes are for the DSP56800EF Real-Time Control Embedded Software Libraries release 4.7.



1 Overview

These release notes are for the DSP56800EF Real-Time Control Embedded Software Libraries release 4.7.

The purpose of this release is to support the new DSP56800EF core, which contains the Floating Point Unit (eFPU), the trigonometric math unit named CORDIC, and the new fraction, saturation, and divide instructions.

2 What is new

The DSP56800EF core contains:

- Floating Point Unit unit (eFPU)
- Trigonometric math unit based on the COordinate Rotation Digital Computer (CORDIC), calculating the trigonometric function using a hardware unit.
- New divide instructions providing more precise signed or unsigned, fraction or integer, and 32/16 and 32/32 divide operators. The new instructions are used in the following functions: AMCLIB_PMSMBemfObsrvAB_F16, MLIB_DivSat_F16II, MLIB_DivSat_F32, and MLIB_Div1QSat_F32.

3 Description

This release of RTCESL supports the following platforms:

DSP56800EF

It contains the following libraries:

- MLIB
- GFLIB
- GDFLIB
- GMCLIB
- AMCLIB
- PCLIB

It is compiled on:

• CodeWarrior 11.2 (build 221129)

The following optimization is used:

• The maximum speed optimization is used for all libraries.

The following memory models are used:

- SDM Small Data Model and Large Program Model. To achieve such configuration, uncheck all Large Data Memory Model and Huge Program Model items and check the Large Program Model item in the CodeWarrior Properties window.
- LDM Large Data and Large Program Model. To achieve such configuration, uncheck all Small Data Memory Model and Huge Program Model Items and check the Large Data Model and Large Program Model items in the CodeWarrior Properties window.

The selected algorithms support the 16-bit and 32-bit fixed-point and floating-point types.

DSCRTCESL47RN

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved

This is the list of algorithms contained in this release:

```
AMCLIB ACIMCtrlMTPAInit FLT
AMCLIB ACIMCtrlMTPA FLT
AMCLIB ACIMRotFluxObsrvInit FLT
AMCLIB ACIMRotFluxObsrv FLT
AMCLIB ACIMSpeedMRASInit FLT
AMCLIB ACIMSpeedMRAS FLT
AMCLIB AngleTrackObsrvInit A32
AMCLIB AngleTrackObsrvInit_F16
AMCLIB AngleTrackObsrv A32ff
AMCLIB AngleTrackObsrv F16
AMCLIB CtrlFluxWkngInit F16
AMCLIB CtrlFluxWkngInit FLT
AMCLIB CtrlFluxWkng F16
AMCLIB_CtrlFluxWkng_FLT
AMCLIB PMSMBemfObsrvABInit F16
AMCLIB PMSMBemfObsrvABInit FLT
AMCLIB PMSMBemfObsrvAB F16
AMCLIB PMSMBemfObsrvAB FLT
AMCLIB PMSMBemfObsrvDQInit A32fff
AMCLIB PMSMBemfObsrvDQInit F16
AMCLIB PMSMBemfObsrvDQ A32fff
AMCLIB PMSMBemfObsrvDQ F16
AMCLIB_TrackObsrvInit_A32af
AMCLIB_TrackObsrvInit_F
AMCLIB_TrackObsrv_A32af
AMCLIB TrackObsrv F16
GDFLIB FilterExpInit F16
GDFLIB FilterExpInit FLT
GDFLIB FilterExp F16
GDFLIB FilterExp FLT
GDFLIB FilterIIR Init F16
GDFLIB FilterIIR1Init FLT
GDFLIB FilterIIR1 F16
GDFLIB FilterIIR1 FLT
GDFLIB FilterIIR2Init_F16
GDFLIB FilterIIR2Init FLT
GDFLIB FilterIIR2 F16
GDFLIB FilterIIR2 FLT
GDFLIB FilterIIR3Init F16
GDFLIB FilterIIR3Init FLT
GDFLIB FilterIIR3 F16
GDFLIB FilterIIR3 FLT
GDFLIB FilterIIR4Init F16
GDFLIB FilterIIR4Init FLT
GDFLIB FilterIIR4 F16
GDFLIB FilterIIR4 FLT
GDFLIB FilterMAInit F16
GDFLIB FilterMAInit FLT
GDFLIB FilterMA F16
GDFLIB FilterMA FLT
GFLIB Acos F16
GFLIB Acos FLT
GFLIB Asin F16
GFLIB Asin FLT
GFLIB AtanYX A32f
GFLIB AtanYX F16
GFLIB AtanYX FLT
GFLIB Atan A32f
```

```
GFLIB Atan F16
GFLIB_Atan_FLT
GFLIB_Cos_F16
GFLIB_Cos_FLT
GFLIB Cos FLTa
GFLIB CtrlBetaIPDpAWInit F16
GFLIB CtrlBetaIPDpAWInit FLT
GFLIB CtrlBetaIPDpAW F16
GFLIB CtrlBetaIPDpAW FLT
GFLIB CtrlBetaIPpAWInit F16
GFLIB_CtrlBetaIPpAWInit_FLT
GFLIB_CtrlBetaIPpAW_F16
GFLIB_CtrlBetaIPpAW_FLT
GFLIB CtrlPIDpAWInit F16
GFLIB CtrlPIDpAWInit FLT
GFLIB CtrlPIDpAW F16
GFLIB CtrlPIDpAW FLT
GFLIB CtrlPIpAWInit F16
GFLIB_CtrlPIpAWInit_FLT
GFLIB_CtrlPIpAW_F16
GFLIB_CtrlPIpAW_FLT
GFLIB DFlexRampCalcIncr F16
GFLIB DFlexRampCalcIncr FLT
GFLIB DFlexRampInit F16
GFLIB DFlexRampInit FLT
GFLIB DFlexRamp F16
GFLIB DFlexRamp FLT
GFLIB_DRampInit_F16
GFLIB_DRampInit_F32
GFLIB DRampInit FLT
GFLIB DRamp F16
GFLIB DRamp_F32
GFLIB DRamp FLT
GFLIB FlexRampCalcIncr F16
GFLIB FlexRampCalcIncr FLT
GFLIB FlexRampInit F16
GFLIB FlexRampInit FLT
GFLIB_FlexRamp F16
GFLIB FlexRamp FLT
GFLIB FlexSRampCalcIncr_F16
GFLIB FlexSRampCalcIncr_FLT
GFLIB FlexSRampInit F16
GFLIB FlexSRampInit FLT
GFLIB FlexSRamp F16
GFLIB FlexSRamp FLT
GFLIB Hyst F16
GFLIB_Hyst_FLT
GFLIB_IntegratorInit_F16
GFLIB_IntegratorInit_FLT
GFLIB Integrator F16
GFLIB Integrator FLT
GFLIB Limit F16
GFLIB Limit F32
GFLIB Limit FLT
GFLIB LowerLimit F16
GFLIB_LowerLimit_F32
GFLIB LowerLimit FLT
GFLIB Lut1DInit FLT
GFLIB Lut1D F16
GFLIB Lut1D F32
```

```
GFLIB Lut1D FLT
GFLIB_LutPer1DInit_FLT
GFLIB LutPer1D F16
GFLIB LutPer1D F32
GFLIB LutPer1D FLT
GFLIB RampInit F16
GFLIB RampInit F32
GFLIB RampInit FLT
GFLIB Ramp F16
GFLIB Ramp F32
GFLIB_Ramp_FLT
GFLIB_Sin_F16
GFLIB_Sin_FLT
GFLIB Sin FLTa
GFLIB Sqrt F16
GFLIB Sqrt F161
GFLIB Sqrt FLT
GFLIB Tan F16
GFLIB_Tan_FLT
GFLIB_Tan_FLTa
GFLIB_UpperLimit_F16
GFLIB_UpperLimit_F32
GFLIB UpperLimit FLT
GFLIB VectorLimit1 F16
GFLIB VectorLimit1 FLT
GFLIB VectorLimit F16
GFLIB_VectorLimit_FLT
GMCLIB ClarkInv F16
GMCLIB_ClarkInv_FLT
GMCLIB_Clark_F16
GMCLIB_Clark_FLT
GMCLIB DecouplingPMSM_F16
GMCLIB DecouplingPMSM FLT
GMCLIB DTCompLut1D F16
GMCLIB ElimDcBusRipFOC F16
GMCLIB ElimDcBusRipFOC F16ff
GMCLIB ElimDcBusRip F16fff
GMCLIB ElimDcBusRip F16sas
GMCLIB_ParkInv_F16
GMCLIB_ParkInv_FLT
GMCLIB Park_F16
GMCLIB Park FLT
GMCLIB SvmDpwm F16
GMCLIB_SvmExDpwm F16
GMCLIB Symict F16
GMCLIB_SvmStd_F16
GMCLIB_SvmStdShifted_F16
GMCLIB_SvmU0n_F16
GMCLIB_SvmU7n_F16
MLIB AbsSat F16
MLIB AbsSat F32
MLIB Abs F16
MLIB Abs F32
MLIB Abs FLT
MLIB_Add4Sat_F16
MLIB_Add4Sat_F32
MLIB_Add4_F16
MLIB Add4 F32
MLIB Add4 FLT
MLIB AddSat F16
```

```
MLIB AddSat F32
MLIB_Add_A32as
MLIB Add A32ss
MLIB Add F16
MLIB Add F32
MLIB Add FLT
MLIB Clb U161
MLIB Clb U16s
MLIB ConvSc A32ff
MLIB_ConvSc_F16ff
MLIB_ConvSc_F32ff
MLIB_ConvSc_FLTaf
MLIB_ConvSc_FLT1f
MLIB ConvSc FLTsf
MLIB Conv A32f
MLIB Conv F16f
MLIB Conv F161
MLIB Conv F32f
MLIB_Conv_F32s
MLIB_Conv_FLTa
MLIB_Conv_FLT1
MLIB_Conv_FLTs
MLIB Div1QSat A32as
MLIB Div1QSat F16
MLIB Div10Sat F1611
MLIB Div1QSat F161s
MLIB_Div1QSat_F32
MLIB Div1QSat F321s
MLIB_Div1Q_A32as
MLIB_Div1Q_A3211
MLIB Div1Q A321s
MLIB Div1Q A32ss
MLIB Div1Q F16
MLIB Div1Q F1611
MLIB Div1Q F161s
MLIB Div1Q F32
MLIB Div1Q F321s
MLIB_DivSat_A32as
MLIB_DivSat_F16
MLIB_DivSat_F1611
MLIB_DivSat_F16ls
MLIB DivSat F32
MLIB DivSat F321s
MLIB Div A32as
MLIB Div A3211
MLIB_Div_A321s
MLIB_Div_A32ss
MLIB_Div_F16
MLIB_Div_F1611
MLIB Div F161s
MLIB Div F32
MLIB Div F321s
MLIB Div FLT
MLIB Log2 U16
MLIB Mac4RndSat F16
MLIB_Mac4RndSat_F32
MLIB Mac4Rnd F16
MLIB Mac4Rnd F32
MLIB Mac4Sat F32ssss
MLIB Mac4 F32ssss
```

```
MLIB Mac4 FLT
MLIB_MacRndSat_F16
MLIB MacRndSat F32
MLIB MacRndSat F3211s
MLIB MacRnd A32ass
MLIB MacRnd F16
MLIB MacRnd F32
MLIB MacRnd F3211s
MLIB MacSat_F16
MLIB_MacSat_F32
MLIB_MacSat_F321ss
MLIB_Mac_A32ass
MLIB_Mac_F16
MLIB Mac F32
MLIB Mac F321ss
MLIB Mac FLT
MLIB MnacRndSat F16
MLIB MnacRndSat F32
MLIB_MnacRndSat_F3211s
MLIB_MnacRnd_A32ass
MLIB MnacRnd F16
MLIB MnacRnd F32
MLIB MnacRnd F3211s
MLIB MnacSat F16
MLIB MnacSat F32
MLIB MnacSat F321ss
MLIB Mnac A32ass
MLIB_Mnac_F16
MLIB_Mnac_F32
MLIB_Mnac_F321ss
MLIB Mnac FLT
MLIB Msu4RndSat F16
MLIB Msu4RndSat F32
MLIB Msu4Rnd F16
MLIB Msu4Rnd F32
MLIB Msu4Sat F32ssss
MLIB Msu4 F32ssss
MLIB Msu4 FLT
MLIB MsuRndSat F16
MLIB MsuRndSat F32
MLIB MsuRndSat F3211s
MLIB MsuRnd A32ass
MLIB MsuRnd F16
MLIB MsuRnd F32
MLIB MsuRnd F3211s
MLIB_MsuSat_F16
MLIB_MsuSat_F32
MLIB_MsuSat_F321ss
MLIB_Msu_A32ass
MLIB Msu F16
MLIB Msu F32
MLIB Msu F321ss
MLIB Msu FLT
MLIB MulNegRndSat A32
MLIB MulNegRndSat F16as
MLIB_MulNegRnd_A32
MLIB MulNegRnd F16
MLIB MulNegRnd F16as
MLIB MulNegRnd F32
MLIB MulNegRnd F321s
```

```
MLIB MulNegSat A32
MLIB_MulNegSat_F16as
MLIB_MulNeg_A32
MLIB MulNeg_F16
MLIB MulNeg_F16as
MLIB MulNeg F32
MLIB MulNeg F32ss
MLIB MulNeg FLT
MLIB MulRndSat A32
MLIB_MulRndSat_F16
MLIB_MulRndSat_F16as
MLIB_MulRndSat_F32
MLIB_MulRndSat_F321s
MLIB MulRnd A32
MLIB MulRnd F16
MLIB MulRnd F16as
MLIB MulRnd F32
MLIB MulRnd F321s
MLIB_MulSat_A32
MLIB_MulSat_F16
MLIB_MulSat_F16as
MLIB_MulSat_F32
MLIB MulSat F32ss
MLIB Mul A32
MLIB Mul F16
MLIB Mul F16as
MLIB_Mul_F32
MLIB_Mul_F32ss
MLIB Mul FLT
MLIB NegSat F16
MLIB NegSat F32
MLIB Neg F16
MLIB Neg F32
MLIB Neg FLT
MLIB Rcp1Q1 A32s
MLIB Rcp1Q A32s
MLIB Rcp1 A32s
MLIB_Rcp_A32s
MLIB_RndSat_F161
MLIB_Rnd_F161
MLIB Sat F16a
MLIB Sh1LSat F16
MLIB Sh1LSat F32
MLIB Sh1L F16
MLIB Sh1L F32
MLIB Sh1R F16
MLIB_Sh1R_F32
MLIB_ShLBiSat_F16
MLIB_ShLBiSat_F32
MLIB ShlBi F16
MLIB ShlBi F32
MLIB ShLSat F16
MLIB ShLSat F32
MLIB ShL F16
MLIB_ShL_F32
MLIB_ShRBiSat_F16
MLIB_ShRBiSat_F32
MLIB_ShRBi_F16
MLIB ShRBi F32
MLIB ShR F16
```

```
MLIB ShR F32
MLIB_Sign_F16
MLIB_Sign_F32
MLIB_Sign_FLT
MLIB Sub4Sat_F16
MLIB Sub4Sat F32
MLIB Sub4 F16
MLIB Sub4 F32
MLIB_Sub4_FLT
MLIB_SubSat_F16
MLIB_SubSat_F32
MLIB_Sub_A32as
MLIB_Sub_A32ss
MLIB Sub F16
MLIB Sub F32
MLIB Sub FLT
PCLIB Ctrl2P2ZInit F16
PCLIB Ctrl2P2Z F16
PCLIB_Ctrl3P3ZInit_F16
PCLIB_Ctrl3P3Z_F16
PCLIB_CtrlPIDInit_F16
PCLIB_CtrlPID_F16
PCLIB CtrlPIInit_F16
PCLIB CtrlPI F16
PCLIB CtrlPIandLPInit F16
PCLIB CtrlPIandLP F16
```

This is the list of algorithms for the DSP56800EF core with the CORDIC peripheral module:

```
GFLIB_CosCORDIC_F16
GFLIB_SinCORDIC_F16
GFLIB_SqrtCORDIC_F16
GFLIB_SqrtCORDIC_F161
GFLIB_AtanCORDIC_F16
GFLIB_AtanYX_F16
```

4 Revision history

Table 1. Revision history

Revision number	Date	Substantive changes
0	17 January 2023	Initial release

5 Legal information

5.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

5.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

5.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

DSCRTCESL47RN

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

NXP Semiconductors

DSCRTCESL47RN

DSC RTCESL 4.7 Release Notes

Contents

1	Overview	2
2	What is new	2
3	Description	
4	Revision history	g
5	l egal information	10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.