

Errata to MPC8240 Integrated Processor User's Manual, Rev. 1

This errata describes corrections to the *MPC8240 Integrated Processor User's Manual*, Revision 1. For convenience, the section number and page number of the errata item in the reference manual are provided. Items in bold are new since the last revision of this document.

To locate any published updates for this document, visit our website listed on the back cover of this document.

3.1, 3-2 In Table 3-1, “Address Map B—Processor View in Host Mode,” the PCI address range for the processor address range 8000_0000 through FDFF_FFFF should read as follows:

8000_0000	FDFF_FFFF	2G	4G – 32M – 1	8000_0000–FDFF_FFFF	PCI memory space
—	—	—	—	—	—

4.8.2, 4-38 Remove the unmarked figure that is above Table 4-33, “Bit Settings for Error Enabling Register 2 (ErrEnR2)—0xC4”) and below the introduction sentence for Table 4-33.

4.10, 4-43 In Table 4-38, “Bit Settings for MCCR1—0xF0,” the description of bits 22–21 (DBUS_SIZ[0–1]), ‘For FPM/EDO systems only, (RAM_TYPE=1)’ should be on the same line with ‘0x 32-bit data bus.’ The description should read as follows:

22–21	DBUS_SIZ[0–1]	xx	<p>Read-only. This field indicates the state of the ROM bank 0 data path width configuration signals [DL[0], \overline{FOE}] at reset as follows:</p> <p>For ROM/Flash chip select #0 ($\overline{RCS0}$):</p> <p>00 32-bit data bus. x1 8-bit data bus. 10 64-bit data bus.</p> <p>For ROM/Flash chip select #1 ($\overline{RCS1}$) and (S)DRAM:</p> <p>0x 32-bit data bus. For FPM/EDO systems only (RAM_TYPE=1). 1x 64-bit data bus.</p>
-------	---------------	----	---

4.10, 4-46 In Table 4-40, “Bit Settings for MCCR3—0xF8,” replace the “Wait States for ROM High Impedance” table in the description for bits 31–29 with the following. Note the addition of rows for 011 and 110:

Bits	Name	Reset Value	Description																																								
31–29	TS_WAIT_TIMER[0–2]	000	<p>Transaction start wait states timer. The minimum time allowed for ROM/Flash/Port X devices to enter high impedance is two memory system clocks.</p> <p>TS_WAIT_TIMER[0–2] adds wait states before the subsequent transaction starts in order to account for longer disable times of a ROM/Flash/Port X device. This delay is enforced after all ROM and Flash accesses, delaying the next memory access from starting (for example, DRAM after ROM access, SDRAM after Flash access, ROM after Flash access).</p> <p>Note that this parameter is supported for SDRAM systems only. For EDO/FPM DRAM systems, TS_WAIT_TIMER[0–2] must = 000.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th colspan="4">Wait States for ROM High Impedance</th> </tr> <tr> <th>Bits</th> <th>Reads with Wide Data Path (32- or 64-Bit)</th> <th>Reads with Gather Data Path in Flow-Through or Registered Buffer Mode (8-, 16-, 32-Bit)</th> <th>All Writes ^{1,2} and Reads with Gather Data Path in In-Line Buffer Mode (8-, 16-, 32-Bit)</th> </tr> </thead> <tbody> <tr><td>000</td><td>2 clocks</td><td>5 clocks</td><td>6 clocks</td></tr> <tr><td>001</td><td>2 clocks</td><td>5 clocks</td><td>6 clocks</td></tr> <tr><td>010</td><td>3 clocks</td><td>5 clocks</td><td>6 clocks</td></tr> <tr><td>011</td><td>4 clocks</td><td>5 clocks</td><td>6 clocks</td></tr> <tr><td>100</td><td>5 clocks</td><td>6 clocks</td><td>7 clocks</td></tr> <tr><td>101</td><td>6 clocks</td><td>7 clocks</td><td>8 clocks</td></tr> <tr><td>110</td><td>7 clocks</td><td>7 clocks</td><td>7 clocks</td></tr> <tr><td>111</td><td>8 clocks</td><td>9 clocks</td><td>10 clocks</td></tr> </tbody> </table> <p>Notes:</p> <p>1. In this context, Flash writes are defined as any write to $\overline{RCS0}$ or $\overline{RCS1}$.</p> <p>2: For Flash writes, add the write recovery time, ROMNAL, to the given wait states for ROM high-impedance time.</p>	Wait States for ROM High Impedance				Bits	Reads with Wide Data Path (32- or 64-Bit)	Reads with Gather Data Path in Flow-Through or Registered Buffer Mode (8-, 16-, 32-Bit)	All Writes ^{1,2} and Reads with Gather Data Path in In-Line Buffer Mode (8-, 16-, 32-Bit)	000	2 clocks	5 clocks	6 clocks	001	2 clocks	5 clocks	6 clocks	010	3 clocks	5 clocks	6 clocks	011	4 clocks	5 clocks	6 clocks	100	5 clocks	6 clocks	7 clocks	101	6 clocks	7 clocks	8 clocks	110	7 clocks	7 clocks	7 clocks	111	8 clocks	9 clocks	10 clocks
Wait States for ROM High Impedance																																											
Bits	Reads with Wide Data Path (32- or 64-Bit)	Reads with Gather Data Path in Flow-Through or Registered Buffer Mode (8-, 16-, 32-Bit)	All Writes ^{1,2} and Reads with Gather Data Path in In-Line Buffer Mode (8-, 16-, 32-Bit)																																								
000	2 clocks	5 clocks	6 clocks																																								
001	2 clocks	5 clocks	6 clocks																																								
010	3 clocks	5 clocks	6 clocks																																								
011	4 clocks	5 clocks	6 clocks																																								
100	5 clocks	6 clocks	7 clocks																																								
101	6 clocks	7 clocks	8 clocks																																								
110	7 clocks	7 clocks	7 clocks																																								
111	8 clocks	9 clocks	10 clocks																																								

5.4.2.3, 5-23

Replace information regarding AN1767 with AN2129, as follows: “*Instruction and Data Cache Locking on the e300 Processor Core* application note (order number: AN2129).”

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
 Technical Information Center, EL516
 2100 East Elliot Road
 Tempe, Arizona 85284
 +1-800-521-6274 or
 +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
 Technical Information Center
 Schatzbogen 7
 81829 Muenchen, Germany
 +44 1296 380 456 (English)
 +46 8 52200080 (English)
 +49 89 92103 559 (German)
 +33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
 Headquarters
 ARCO Tower 15F
 1-8-1, Shimo-Meguro, Meguro-ku
 Tokyo 153-0064
 Japan
 0120 191014 or
 +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
 Technical Information Center
 2 Dai King Street
 Tai Po Industrial Estate
 Tai Po, N.T., Hong Kong
 +800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
 Literature Distribution Center
 P.O. Box 5405
 Denver, Colorado 80217
 +1-800 441-2447 or
 +1-303-675-2140
 Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc., 2008. All rights reserved.

