



# Freescale Semiconductor Reference Manual Addendum

# MCF5485 Reference Manual Errata

by: Microcontroller Solutions Group

This errata document describes corrections to the *MCF5485 Reference Manual*, order number MCF5485RM. For convenience, the addenda items are grouped by revision. Please check our website at <a href="http://www.freescale.com/coldfire">http://www.freescale.com/coldfire</a> for the latest updates.

The current version available of the *MCF5485 Reference Manual* is Revision 5.

#### **Table of Contents**

1	Errata for Revision 5
2	Errata for Revision 4
3	Errata for Revision 3
	Errata for Revision 2.1
5	Revision History 1





# 1 Errata for Revision 5

None to report.

# 2 Errata for Revision 4

Table 1. MCF5485RM Rev 4 Errata

Location	Description						
Chapter 1	Corrected maximum frequency errors throughout. PCI: 50 MHz, FlexBus: 50 MHz, SDRAM: 100 and 200 MHz						
Table 1-2/Page 1-7	Replace with the following table:						
	AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN–PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)		
	00011	1:2	41.67–50.0	83.33–100	166.66–200		
	00101	1:2	25.0–41.67	50.0-83.33	100.0–166.66		
	01111	1:4	25.0	100	200		
Section 1.4.6.7/Page 1-10	Change last s	entence	to: "The two CAN cor	ntrollers can interface to two	senarate 16 messa		
Section 1.4.6.7/Fage 1-10		Change last sentence to: "The two CAN controllers can interface to two separate 16 message buffer CAN networks or a single 32 message buffer CAN network."					
Table 2-1/Page 2-3	Remove extraneous overbars from the following signals: TSIZ1, TSIZ0 Add overbar to PCITRDY.						
Table 2-1/Page 2-6	E1MDIO entry: Remove 'Y' from pull-up column. This signal cannot be configured as a GPIO so there is no pull-up.  E1MDC entry: Remove 'Y' from pull-up column. This signal cannot be configured as a GPIO so there is no pull-up. Change I/O entry from "O:I/O" to "O".						
Table 2-2/Page 2-10	Remove extraneous overbars from the following pin/signals: A15/DSI, W23/DSPICS5, AA23/IVDD, AA25/PCS0TXD, AB26/PPSC1PSC02. Add overbar to B13/RSTI.						
Table 2-4/Page 2-22	Replace with the following table:						
	AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN–PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)		
	00011	1:2	41.67–50.0	83.33–100	166.66–200		
	00101	1:2	25.0-41.67	50.0-83.33	100.0–166.66		
	01111	1:4	25.0	100	200		
	NOTES:  1 All other va	alues of Al	D[12:8] are reserved.				
Table 2-7/Page 2-24	Swap the bit s			/hen AD3 is asserted, BE[3:0	] are asserted for bo		



Location		Description					
Section 2.2.8.2/Page 2-26		Change sentence from "This is the USB cable Vbus monitor input." to "This is the USB cable Vbus monitor input, which is 5 V tolerant."					
Section 7.13/Page 7-30		Change value written to D0 in first line of code from 0xA30C_8100 to 0xA70C_8100 to enable cache-inhibited, imprecise mode.					
Table 10-1/Page 10-2	Re	place with t	he follov	ving table:			
		AD[12:8] <sup>1</sup> Clock Ratio CLKIN-PCI and FlexBus Frequency Range (MHz) Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz) Core Frequency Range (MHz)					
		00011	1:2	41.67–50.0	83.33–100	166.66–200	
		00101	1:2	25.0–41.67	50.0-83.33	100.0–166.66	
		01111	1:4	25.0	100	200	
Table 44 4/Days 44 2	NOTES:  1 All other values of AD[12:8] are reserved.					I becomission of the shape	
Table 11-1/Page 11-2	Change GSR <i>n</i> 's Access entry to R/W as some status bits may be cleared by writing a 1 to them.						
Figure 11-4/Page 11-7	Change GSR n[TEXP, PWMP, COMP, CAPT] bits' write row to 'w1c' as they may be written with a 1 to clear them.						
Table 12-1/Page 12-1	Cha	Change SSRn's Access entry to R/W as some status bits may be cleared by writing a 1 to them.					
Figure 12-4/Page 12-4	Ch	ange SSR <i>r</i>	BE, ST	] bits' write row to 'w1	c' as they may be written wit	h a 1 to clear them.	



# Table 1. MCF5485RM Rev 4 Errata (continued)

Location	Description					
Table 13-1/Page 13-2	Replace table with the one below to better illustrate the interrupt priority and level assignments.					
		Interrupt Level ICR[IL]	Priority ICR[IP]	Supported Interrupt Sources		
			7 6	40.62		
			5 4	- #8–63		
		7	— (Mid-point)	#7 (IRQ7)		
			2 1 0	#8–63		
			7–4	#8–63		
		6	— (Mid-point)	#6 (IRQ6)		
			3–0	#8–63		
			7–4	#8–63		
		5	— (Mid-point)	#5 (IRQ5)		
			3–0	#8–63		
		_	7–4	#8-63		
		4	— (Mid-point)	#4 (IRQ4)		
			3–0 7–4	#8–63 #8–63		
		3	— (Mid-point)	#3 (IRQ3)		
		Ŭ	3–0	#8-63		
			7–4	#8–63		
		2	— (Mid-point)	#2 (IRQ2)		
			3–0	#8-63		
			7–4	#8–63		
		1	— (Mid-point)	#1 (IRQ1)		
			3–0	#8–63		
Chapter 17	Change insta	nces throughout of	4-1-1-1 to 3-1-1-1,	4-2-2-2 to 3-2-2-2, and 3	3-1-1-1 to 2-1-1-1.	
Section 17.1.1/Page 17-1	Change FlexE	Bus maximum oper	ating frequency fror	m 66 MHz to 50 MHz.		
Figure 17-28/Page 17-28		Remove internal termination dashed lines for FBCS, BE/BWE, TBST, and OE signals.				
Figure 17-32/Page 17-30				, BE/BWE, TBST, and O		
Figure 17-34/Page 17-31	Remove inter	nal termination das	shed lines for FBCS	, $\overline{BE/BWE}$ , $\overline{TBST}$ , and $\overline{O}$	E signals.	
Table 21-2/Page 21-8	Change MAX	MB description fror	ກ "This 6-bit field"	to "This 4-bit field"		



Location	Description
Section 22.4.4.5/Page 22-8	Add the following at the end of the RNG section:
	There is no known cryptographic proof showing that this is a secure method of generating random data. In fact, there may be an attack against the random number generator if its output is used directly in a cryptographic application (the attack is based on the linearity of the internal shift registers). In light of this, it is highly recommended to use the random data produced by this module as an input seed to a NIST-approved (based on DES or SHA-1) or cryptographically-secure (RSA generator or BBS generator) random number generation algorithm.
	It is also recommended to use other sources of entropy along with the RNG to generate the seed to the pseudorandom algorithm. The more random sources combined to create the seed the better. The following is a list of sources which can be easily combined with the output of this module.
	<ul> <li>Current time using highest precision possible</li> <li>Mouse and keyboard motions (or equivalent if being used on a cell phone or PDA)</li> <li>Other entropy supplied directly by the user</li> </ul> NOTE Condemnation Details and Details an
	See Appendix D of the NIST Special Publication 800-90 "Recommendation for Random Number Generation Using Deterministic Random Bit Generators" for more information:  • http://csrc.nist.gov
Table 27-2/Page 27-4	Correct PSCRFCR and PSCTFCR from 8 bits to 32 bits wide in memory map.
Section 27.7.2	Correct PSCRFCR and PSCTFCR values from 0F to 0C00_0000 throughout examples. Change WRITE TAG = 00 to WFR = 0 throughout examples.
Table 27-41/Page 27-49	In step #1, change value of PSCSICR to 00 and remove the RxDCD sub-row as this bit is not implemented.  In step #6, change value of PSCACR to 01 and remove the IEC1 sub-row as this bit is not implemented.
Table 27-44/Page 27-52	In step #6, remove the IEC1 sub-row as this bit is not implemented.
Section 28.7.2.4/Page 28-21	Change second sentence from "The TX FIFO holds from 1 to 16 longwords" to "The TX FIFO holds from 1 to 4 longwords"
Section 28.7.2.5/Page 28-22	Change second sentence from "The RX FIFO holds from 1 to 16 received" to "The RX FIFO holds from 1 to 4 received"
Chapter 30	Add note to beginning of chapter:
	CAUTION
	The MCF548x devices contain a silicon errata that affects the usage of the USB device controller. Please see MCF5485 Device Errata (MCF5485DE) at http://www.freescale.com/coldfire for details.
Section 30.3.4.5.2/Page 30-54	Add the following to the end of step #5: "In the case of a Control Read, an empty Data OUT packet is used in the status stage to indicate a successful transfer. To accomplish this, the TXZERO bit in the EPnOUTSR should also be set."
Table 31-4/Page 31-6	Correct MIB block counters end addresses to MBAR + 0x92FF and MBAR + 0x9AFF
Table 32-1/Page 32-1	Remove extraneous overbars from the following signals: SDDATA31, SDADDR4, SDDATA16, SDDQS2, VSS, EVDD, USBVDD, SDBA1, SDBA0.



# Table 1. MCF5485RM Rev 4 Errata (continued)

Location	Description
Figure 32-1/Page 32-8	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 32-2/Page 32-9	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVDD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, B22/E1RXCLK, C15/DSCLK, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 32-3/Page 32-10	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25
Figure 32-4/Page 32-11	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE18/USBVDD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0.
Figure 32-5/Page 32-12	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 32-6/Page 32-13	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVDD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 32-7/Page 32-14	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25.
Figure 32-8/Page 32-15	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE18/USBVDD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0.
Figure 32-9/Page 32-16	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 32-10/Page 32-17	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVDD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, B22/E1RXCLK, C15/DSCLK, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 32-11/Page 32-18	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25
Figure 32-12/Page 32-19	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0. Change figure title from "MCF5485/5484 Lower Right" to "MCF5481/5480 Lower Right"
Section 32.6/Page 32-20	Update package drawing. See <a href="http://www.freescale.com">http://www.freescale.com</a> and do a keyword search for 98ARS23880W for the updated drawing.



Table 2. MCF5485RM Rev 3 Errata

Location			Description			
Section 29.1.2/Page 29-1	Added the follow	Added the following note at the end of the features list:				
	NOTE					
		The USB 2.0 device controller requires a minimum XLB/system clock frequency of 66 MHz.				
Section 29.1.3.1/Page 29-2	Added the follow	Added the following note at the end of this section:				
			NOTE			
			device controller requires a ck frequency of 66 MHz.	minimum		
Section 25.1.3/Page 25-3	Replaced the C	omm Timer Extern	al Clock table with the following			
		Table 25-1 C	omm Timers External Clock			
		Channel	External Signal			
		0	PSC0BCLK			
		1	PSC1BCLK			
		2	PSC2BCLK			
		3	PSC3BCLK			
		4	TIN0			
		5	TIN1			
		6	TIN2			
		7	TIN3			
_	Added FIFO Co	ntroller chapter tha	at describes the features of the FI	FO controller implemented		
	on many of the	communication pe	ripherals.	·		
Section 29.2.1/Page 29-5	Added the follow	ving additional not	e below the existing note:			
		not be accessed with a stable VE	gisters (offsets 0xB000 to 0xB3Ff d until the MCF548x is connected BUS. The interrupt generated at th ling (USBISR[RSTSTOP]) can be stable USB connection.	to a USB ne end of		



# Table 2. MCF5485RM Rev 3 Errata (continued)

Location			Description			
Section 29.2.4.4/Page 29-33	Changed the INT bit description to:					
	Interrupt. This bit is set and cleared by the application and is only relevant for interrupt IN endpoints. When an interrupt IN token is received, the USB device controller will use this bit to determine how to respond. If cleared, a NAK response will be sent. If set, the USB device controller will send a data packet if data is available or a NAK if no data is available.  O No interrupt pending on this endpoint (default).  Interrupt pending on this endpoint.					
	Changed the TXZ	ERO bit desc	cription to:			
	Transmit a zero byte packet. For control endpoints, this bit should only be set by the application and cleared by the USB device controller. For non-control endpoints, the application must set this bit prior to sending a zero-byte packet to the host, and clear this bit after the zero-byte data packet has been successfully transmitted to the host.  O NOP (default).  Transmit a zero-byte packet					
	Changed the CCOMP bit description to:					
	Control command complete. Relevant only for control endpoints. For those commands that do not need application intervention, the application can ignore the CCOMP bit. It will be reset in the setup phase and set in the status phase automatically. It will remain set until the next setup token for the particular endpoint is received. For commands that require application intervention the application must set this bit when it completes the activity for the command. This bit should not be cleared by the application.  O Control command in process (default).  Control command completed.					
Section 29.2.5.2/Page 29-36	Updated FIFOHI	and FIFOLO	descriptions:			
	5	FIFOHI	FIFO high. When configured as an OUT FIFO, this indicates that the number of bytes in the FIFO has surpassed the high level alarm value.			
	4	FIFOLO	FIFO low. When configured as an IN FIFO, this indicates that the number of bytes in the FIFO has fallen below the FIFO low level alarm value.			



Location	Description
Section 29.3/Page 29-50	Made minor layout changes throughout the Functional Description section. Some major updates include the addition of some clarified Handshake information and the addition of a section on "Sending Zero-Length Packets":
	A packet with a payload size less than <code>wMaxPacketSize</code> is used to indicate the end of a transfer. For transfers with a total payload that is evenly divisible by <code>wMaxPacketSize</code> , a zero-length packet (ZLP) may need to be transferred to indicate to the Host that the transfer has ended. To send a zero-length packet on an endpoint other then endpoint zero (EP0), the following steps should be followed:
	<ol> <li>Wait for the EOF event for the packet with the last data payload. This will ensure that the IN endpoint's FIFO is empty.</li> <li>Set the TXZERO bit in the EP0SR or EPnINSR.</li> </ol>
	<ol> <li>Clear the TXZERO bit immediately after the ZLP has been sent. The USBAISR[ACK] event and EPINFO register can be monitored to determine that the ZLP from the active endpoint was properly received.</li> </ol>
	It is important that the FIFO be empty when the TXZERO bit is set. Once set, the USB Device Controller will send a ZLP even if valid data is present in the FIFO.
	It is also important that the application clears the TXZERO bit as soon as possible after the ZLP is sent. The USB 2.0 Device Controller will continue to send ZLPs in response to IN tokens for the same endpoint until the TXZERO bit is cleared.
	For EP0, the TXZERO bit should only be set by the application. The USB 2.0 Device Controller will clear the TXZERO bit automatically.

# 4 Errata for Revision 2.1

Table 3. MCF5485RM Rev 2.1 Errata

Location	Description
Throughout	Replace all instances of MAPBGA with PBGA, as this is the correct package that the devices are available in.
Throughout	Fix missing bit numbers above register diagrams throughout.
Figure 2-1/Page 2-2	Replace all PPSCLn entries in the figure with PPSC1PSC0n. There is no PPSCL port.  PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC1PSC03.  PSC0RTS pin: Change GPIO entry from PPSCL3 to PPSC1PSC02.  PSC1CTS pin: Change GPIO entry from PPSCL6 to PPSC1PSC07.  PSC1RTS pin: Change GPIO entry from PPSCL7 to PPSC1PSC06.  PSC2CTS pin: Change GPIO entry from PPSCH2 to PPSC3PSC23.  PSC2RTS pin: Change GPIO entry from PPSCH3 to PPSC3PSC22.  PSC3CTS pin: Change GPIO entry from PPSCH6 to PPSC3PSC27.  PSC3RTS pin: Change GPIO entry from PPSCH7 to PPSC3PSC26.
Table 2-1/Page 2-3	Add column to indicate whether the signal has a pull-up resistor.  These signals have a pull-up resistor at all times: DSCLK/TRST, BKPT/TMS, DSI/TDI  These signals have a pull-up resistor whenever configured for general-purpose input (default state after reset): PCIBR[4:3], PCIGNT[4:3], E1MDIO, E1MDC, E1TXCLK, E1TXEN, E1TXD[3:0], E1COL, E1RXCLK, E1RXDV, E1RXD[3:0], E1CRS, E1TXER, E1RXER




# Table 3. MCF5485RM Rev 2.1 Errata (continued)

Location			De	escription		
Table 2-1/Page 2-3	Remove overbars from the following signals: FBADDR1, FBADDR0, SDDATA, SDADDR, SDBA, TIN3, TOUT3					
Table 2-1/Page 2-3	In entry AD6 latch enable		ve overbar from ALE and	change description from '	'Transfer start" to "Ad	ldress
Table 2-1/Page 2-6	Add overbar	s to IR	Q[6:5].			
Table 2-2/Page 2-11	port.			O column with PPSC1PS O column with PPSC3PS		
Table 2-2/Page 2-11	The GPIO bit number for each of the UART control signals are incorrect for Table 2-2. However, they are correct for Table 2-1:  • Y23/PSC1RTS pin: Change GPIO entry from PPSCL7 to PPSC1PSC06.  • AB23/PSC3RTS pin: Change GPIO entry from PPSCH7 to PPSC3PSC26.  • AB26/PSC0RTS pin: Change GPIO entry from PPSCL3 to PPSC1PSC02.  • AC19/PSC2CTS pin: Change GPIO entry from PPSCH2 to PPSC3PSC23.  • AD26/PSC2RTS pin: Change GPIO entry from PPSCH3 to PPSC3PSC22.  • AE23/PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC1PSC03.  • AF23/PSC3CTS pin: Change GPIO entry from PPSCH6 to PPSC3PSC27.  • AF25/PSC1CTS pin: Change GPIO entry from PPSCL6 to PPSC1PSC07.					
Table 2-2/Page 2-12	Remove overbars from the following signals: IVDD, TCK, PLLVDD, PSTDDATA1, PSTDDATA7, SDDATA21, PSTDDATA2, E1RXCLK, E1RXD2, SDVDD, SDDATA31, SDADDR4, DSCLK, VSS, EVDD, PCIAD29, PCIAD30, SCL, SDDATA16, AD17, AD20, E1CRS, E0TXD2, TOUT2, TOUT1, PSC2TXD, ALE, E0TXD3, SDBA1, SDBA0, USBVDD, PSC3RXD, AD25, USBRBIAS, TIN1, TIN2, TIN0					
Table 2-2/ Page 2-12	Add overbars to the following signals: IRQ3, IRQ2					
Table 2-4/Page 2-24	Replace table with the following:					
			Table 4. MCF548x Di	vide Ratio Encodings		
	AD[12:8] <sup>1</sup> Clock Ratio CLKIN-PCI and FlexBus Frequency Range (MHz) Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz) Core Frequency Range (MHz)					
	00011	1:2	41.6–50.0	83.33–100	166.66–200	
	00101	1:2	25.0–41.5	50.0-83.0 <sup>2</sup>	100.0–166.66	
	01111 1:4 25.0 100 200					
	NOTES:  All other values of AD[12:8] are reserved.  Note that DDR memories typically have a minimum speed of 83 MHz. Some vendors specify down to 75 MHz. Check with the memory component specifications to verify.					

### MCF5485 Reference Manual Errata, Rev. 5







#### Table 3. MCF5485RM Rev 2.1 Errata (continued)

Location	Description
Section 10.2/Page 10-5	Insert the following section before section 10.2 "XL Bus Arbiter".

#### 10.2 PLL

#### 10.2.1 PLL Memory Map/Register Descriptions

Table 5. System PLL Memory Map

ı	MBAR Offset	Name	Byte0	Byte1	Byte2	Byte3	Access
	0x300	System PLL Control Register		SP	CR		R/W

#### 10.2.2 System PLL Control Register (SPCR)

The system PLL control register (SPCR) defines the clock enables used to control clocks to a set of peripherals. Unused peripherals can have their clock stopped, reducing power consumption. In addition, the SPCR contains a read-only bit for the system PLL lock status. At reset, the clock enables are set, enabling all system PLL gated output clocks.




Figure 2. System PLL Control Register (SPCR)

#### **Table 6. SPCR Field Descriptions**

Bits	Name	Description
31	PLLK	System PLL Lock Status - Read-only lock status of the system PLL.  1 PLL has obtained frequency lock  0 PLL has not locked
30-15	_	Reserved, should be cleared.
14	COREN	Core & Communications Sub-System Clock Enable - Controls clocks for the CF4 Core, System SRAM, CommBus Arbiter, I2C, Comm Timers, and External DMA modules
13	CRYENB	Crypto Clock Enable B - Controls the fast clock to the SEC
12	CRYENA	Crypto Clock Enable A - Controls the slow clock to the SEC
11	CAN1EN	CAN1 Clock Enable
10	_	Reserved, should be cleared.
9	PSCEN	PSC Clock Enable - Controls clock for all PSC modules.
8	_	Reserved, should be cleared.
7	USBEN	USB Clock Enable
6	FEC1EN	FEC1 Clock Enable
5	FEC0EN	FEC0 Clock Enable
4	DMAEN	Multi-channel DMA Clock Enable
3	CAN0EN	CAN0 Clock Enable
2	FBEN	FlexBus Clock Enable
1	PCIEN	PCI Bus Clock Enable
0	MEMEN	Memory Clock Enable - Controls clocks of the SDRAM controller module

#### MCF5485 Reference Manual Errata, Rev. 5



Location		Description			
Table 10-2/Page 10-9	Bits BA, DT, and AT: The 0 and 1 are switched. Setting each bit enables operation, while clearing disables operation. The 0 and 1 (or the corresponding descriptions) need to be swapped for all three bits.				
Section 11.4.2/Page 11-9	Remove all text from bullet item #2 starting with "This scenario works for all pulses except" This errata does not apply to this processor.				
Section 13.1.1/Page 13-2	Correct the cross- Definition."	Correct the cross-reference link at top of page that reads "Section 3.8.1, 'Exception Stack Frame Definition."			
Table 15-27/Page 15-26	In the bit 7-6, PAR1_E1MDC entry, change '11' bit setting description from: "E1MDC pin configured for FEC1 MDC function" to "E1MDC pin configured for FEC1 E1MDC function" to be consistent with rest of section.				
Table 15-34/Page 15-33	Remove extraneo	us "/" from "DSPICS0// $\overline{SS}$ " in second senter	nce of the PAR_CS0 bit description.		
Table 16-1/Page 16-2	Extend SSCR ent	try to include bytes 2 & 3 as well as bytes 0	and 1, since it is a 32 bit register.		
Section 17.6.5.4.2/Page 17-26	Change "transfer	start" to "address latch enable" in second s	sentence.		
	SYNC_SE  Transmit	NRZ Signal  Time Segment 1 (PROP_SEG + PSEG1 + 2)  4 16  8 25 Time Quanta = 1 Bit Time	Time Segment 2 (PSEG2 + 1)  2 8  Sample Point (single or triple sampling) Bit Time		
		Table 21-18. Time Segment S	yntax		
	Syntax	Description			
	SYNC_SEG	System expects transitions to occur on the bus			
	Transmit Point	A node in transmit mode transfers a new value			
	Sample Point	A node samples the bus at this point. If the thre then this point marks the position of the third s			



Table 3. MCF5485RM Rev 2.1 Errata (continued)

Location				Description		
Section 21.4.9/Page 21-30	Add the following table below the note at the end of the section and correct the cross-reference pointing to it:  Table 21-19. CAN Standard Compliant Bit Time Segment Settings					
		Time	Segment 1	Time Segment 2	Re-synchronization Jump Width	
			5 10	2	12	
			4 11	3	13	
			5 12	4	1 4	
			6 13	5	1 4	=
			7 14	6	1 4	
			8 15	7	1 4	
			9 16	8	1 4	
Section 22.5/Page 22-8  Split various 64-bit registers into two 32-bit registers labeled 'High' and 'Low' in mem table as well as the following sections. Changed registers include: EUACR, SIMR, SISTEUASR, CCPSR n.  Table 23-5/Page 23-8  The JTAG IR codes are incorrect. Replace table with the following:						
Table 23-5/Page 23-8	F		ı	-	-	
	Instruction				ion Summary	
	EXTEST	000000		indary scan register serting functional re	while applying fixed vaset	alues to output
	SAMPLE	000001	Selects boundary scan register for shifting, sampling, and prelowithout disturbing functional operation			and preloading
	IDCODE	011101	Selects IDC	ODE register for sh	ift	
	CLAMP	011111		ass while applying to notional reset	fixed values to output p	ins and
	HIGHZ	111101	Selects byp functional re	•	i-stating all output pins	and asserting
	ENABLE	000010	Selects TES	ST_CTRL register		
	BYPASS	111111	Selects byp	ass register for data	a operations	
Section 23.4.3.4/Page 23-9	Remove section	on, as the	e TEST_LEA	KAGE instruction is	s not supported.	
Section 23.4.3.7/Page 23-9	Remove section, as the LOCKOUT_RECOVERY instruction is not supported.					
Table 24-20/Page 24-22	Correct Base	Address	Mask Regist	er 1 mnemonic fron	n EREQMASK0 to ERE	EQMASK1.
Section 24.3.4.2/Page 24-22	Correct overbar in first sentence. From "After DREQ is asserted, this register contains" to "After DREQ is asserted, this register contains"					



Location			Description		
Section 25.1.2/Page 25-3	Add the following section after section 24.1.2:				
	24.1.3 Comm Timer External Clock[7:0]  The comm timer external clock is the alternate clock signal and is provided by the user. must write a 1 to CTCR[S] in the variable channel and write a 1001 to CTCR[S] within channel to select this signal. If this signal is selected, all timing will be with respect to t signal. This signal is restricted to being half the frequency or less of the system bus clock  Timer Channel External Clock				
		0	TINO	_	
		1	TIN1		
		2	TIN2		
		3	TIN3		
		4	PSC3BCLK		
		5	PSC2BCLK		
		6	PSC1BCLK		
		7	PSC0BCLK		
Table 25-2/Page 25-5	In the S bit description	change the 1001 s	setting from "Reserved"	to "External clock"	
	And the S bit description should be: Clock enable source select. Selects the clock rate for the fixed timer channels. The cloc the timer is the internal system clock divided by an 8-bit prescaler.  1 External Clock 0 Sysclk Note: The external bus clock cannot be an faster than half the frequency of the syste				
Section 26.1/Page 26-1	Fix broken cross-refere	ence to Figure 26-1			
Table 26-13/Page 26-20	In description of TXRDY change PSCTFALARM to PSCTFAR				
Section 26.3.3.24/Page 26-30	Change bit 30 of PSCR wide.	RFCR <i>n</i> /PSCTFCR <i>r</i>	register to reserved, a	s the WFR field is only one-bit	
Table 26-30/Page 26-31	In description of ALARI and change instance o			es" to "more than alarm bytes" arm bytes".	
Figure 26-22/Page 26-33	Remove shading from \	W field as the PSC	RFAR <i>n</i> and PSCTFAR <i>r</i>	n registers are R/W accessible.	
Section 26.4/Page 26-44	Add section 15.3.7 "PSC FIFO System" from the <i>MPC5200 User's Manual</i> to before section 26.4.9 "Looping Modes." Change the following text to apply to the MCF548x:  MPC5200 → MCF548x  BestComm → Multichannel DMA  MR1 → PSCMR1n  SR→ PSCSRn  ORERR → ERR				
Figre 27-1/Page 27-1	Change IFDR to I2FDR and IADR to I2ADR in figure.				
Section 27.3.2.1/Page 27-3	Change instances of I2	2AR to I2ADR.			
Section 27.3.2.3/Page 27-5	Change I2ICR to I2CR	throughout section	n.		
Chapter 27	After section 27.3.2.4, change instances of R/W to R/W throughout chapter.				

### MCF5485 Reference Manual Errata, Rev. 5



# Table 3. MCF5485RM Rev 2.1 Errata (continued)

Location	Description
Section 28.6.1/Page 28-5	Remove instances of MDIS bit as it is not present on this version of the DSPI.
Table 29-3/Page 29-13	USBCR[APPLOCK] bit description, the bit setting numbers are incorrrect. When cleared (0), APPLOCK is deasserted. When set (1), APPLOCK is asserted.
Table 29-29/Page 29-33	Endpoint status register's PSTALL entry: the last sentence should be "Setting this bit also sets USBAISR[EPSTALL]." instead of "Setting this bit also sets USBAISR[EPHALT]."
Table 29-37/Page 29-39	EPnISR[EOT] bit description, add a note to the last sentence of the first paragraph stating "The EOT interrupt will not assert for an isochronous OUT packet that experiences a PID sequencing error."
Section 29.4.3.1/Page 29-54	Add a section below USB Packets entitled "Handshakes" with the following paragraphs: "The USB device will return a NYET handshake packet to an OUT transaction if there is already data present in the FIFO and there are less than 2*MAXPACKETSIZE bytes free in the FIFO.
	In cases where the FIFO depth is larger than 2*MAXPACKETSIZE (i.e. 3x or 4x), the following behavior will occur. If after a transfer that returned a NYET handshake there is at least 1*MAXPACKETSIZE of free space in the FIFO, the device will ACK the first PING request from the host and accept another MAXPACKETSIZE transfer from the host. The device will again send a NYET handshake.
	The only time the device will NAK a PING is when there is less than 1*MAXPACKETSIZE of free space in the FIFO."
Table 30-41/Page 30-45	Change bit description of the FECFRST[SW_RST] bit to "Software Reset - This bit controls the soft reset of the FEC FIFOs. A soft reset will reset the FIFO pointers and byte counters but not the status and control registers. To cause a soft reset this bit should be set and then cleared by application software."
	Change bit description of the FECFRST[RST_CTL] bit to "Reset control - Setting this bit allows the FEC controller to perform a soft reset of the FIFOs when the FEC is disabled (ECR[ETHER_EN] cleared)."
Table 31-1/Page 31-1	Add column to indicate whether the signal has a pull-up resistor.
	These signals have a pull-up resistor at all times: DSCLK/TRST, BKPT/TMS, DSI/TDI
	These signals have a pull-up resistor whenever configured for general-purpose input (default state after reset): PCIBR[4:3], PCIGNT[4:3], E1MDIO, E1MDC, E1TXCLK, E1TXEN, E1TXD[3:0], E1COL, E1RXCLK, E1RXDV, E1RXD[3:0], E1CRS, E1TXER, E1RXER
Table 31-1/Page 31-1	Ball P3 should be SD_VDD instead of EVDD.
Table 31-1/Page 31-1	The GPIO bit number for each of the UART control signals are incorrect for Table 31-1. However,
Table 31-1/Fage 31-1	they are correct for Table 2-1:  Y23/PSC1RTS pin: Change GPIO entry from PPSCL7 to PPSC1PSC06.  AB23/PSC3RTS pin: Change GPIO entry from PPSCH7 to PPSC3PSC26.  AB26/PSC0RTS pin: Change GPIO entry from PPSCL3 to PPSC1PSC02.  AC19/PSC2CTS pin: Change GPIO entry from PPSCH2 to PPSC3PSC23.  AD26/PSC2RTS pin: Change GPIO entry from PPSCH3 to PPSC3PSC22.  AE23/PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC1PSC03.  AF23/PSC3CTS pin: Change GPIO entry from PPSCH6 to PPSC3PSC27.  AF25/PSC1CTS pin: Change GPIO entry from PPSCL6 to PPSC1PSC07.

MCF5485 Reference Manual Errata, Rev. 5



Location	Description
Table 31-1/Page 31-5	Remove overbar from ALE at location AD6.
Table 31-1/Page 31-7	<ul> <li>Replace PPSCLn entries under the GPIO column with PPSC1PSC0n. There is no PPSCL port.</li> <li>Replace PPSCHn entries under the GPIO column with PPSC3PSC2n. There is no PPSCH port.</li> </ul>
Figure 31-3/Page 31-11	Remove overbar from ALE at location AD6.
Figure 31-7/Page 31-15	Remove overbar from ALE at location AD6.
Figure 31-11/Page 31-19	Remove overbar from ALE at location AD6.

# 5 Revision History

Table 8 provides a revision history for this document.

**Table 8. Revision History Table** 

Rev. Number	Substantive Changes	Date of Release
0	Initial release.  • Added ball P3 errata  • Added DSPI MDIS errata  • Added four USB chapter errata: USBCR[APPLOCK], PSTALL, EPnISR[EOT], and handshakes section addition.  • Added SDDATA and SDADDR errata.  • Added I2ICR→I2CR errata.  • Added MAPBGA→PBGA errata.	08/2005
1	Added many errata:  • Missing bit numbers in register diagrams  • Add/remove overbars to Table 2-1 & 2-2  • Correct ALE signal name, and remove overbars throughout  • Fix clock divide ratio tables  • Add clock frequency correlation figure  • Add PLL memory map section  • Removal of GPT errata  • Removal of extra "/" in PAR_CS0 bit description  • Add section regarding Comm Timer external clock  • Change CTCRn[S] bit description and diagram  • Figure 26-1 broken cross-reference  • Correct PSCISRn[TXRDY] and PSCRFSRn,PSCTFSRn[ALARM] descriptions  • Make PSCRFARn and PSCTFARn register diagrams R/W  • Add section from MPC5200UM  • Change I2AR → I2ADR  • Change FECFRST[SW_RST,RST_CTL] bit descriptions	09/2005



### **Revision History**

# **Table 8. Revision History Table (continued)**

Rev. Number	Substantive Changes	Date of Release
2	<ul> <li>Added PPSCLn and PPSCLn errata for Table 2-2 and Table 31-1</li> <li>Added UART control signal's GPIO bit number errata in Table 2-2 and Table 31-1</li> <li>Added JTAG IR codes errata</li> <li>Added FlexCAN chapter's missing tables and figure.</li> <li>Added PAR_E1MDC bit description errata.</li> <li>Added interrupt exception description errata in the ColdFire core chapter.</li> <li>Added broken cross-reference at beginning of Chapter 13.</li> <li>Added exception stack frame's second longword clarification.</li> <li>Added I<sup>2</sup>C block diagram's register-naming errata.</li> <li>Added DMA Base Address Mask Register 1 mnemonic errata.</li> <li>Added extraneous overbar in DMA chapter.</li> </ul>	12/2005
3	<ul> <li>Added XARB_CFG[BA,DT,AT] bit setting errata.</li> <li>Added SSCR register width errata.</li> <li>Added SEC 64-bit registers errata.</li> <li>Added PSCRFCRn/PSCTFCRn[30] bit errata.</li> </ul>	1/2006
	The following errata were added to Rev 3 of the MCF5485RM	
4	<ul> <li>Added errata regarding minimum system clock for proper operation of the USB controller.</li> <li>Added FIFO controller chapter errata.</li> <li>Added Comm Timer External Clock table errata.</li> <li>Added note regarding register access until USB is stable errata.</li> <li>Added EPnOUTSR and EPnINSR bit field description errata.</li> <li>Added EPnISR bit field description errata.</li> </ul>	7/2006
	The following errata were added to Rev 4 of the MCF5485RM	
4.1	<ul> <li>Added extraneous and missing overbars errata to signals table and pinout diagrams.</li> <li>Added USBVBUS errata.</li> <li>Added FEC MIB counter memory map errata.</li> <li>Added internal termination figure errata for longword write bursts.</li> <li>Added FlexBus chapter wait states errata.</li> <li>Added interrupt level/priority table.</li> <li>Added USB Device Requests step 5 errata.</li> <li>Added PSC examples errata.</li> <li>Added GSRn and SSRn register access errata.</li> <li>Added clocking options table errata.</li> <li>Added MAXMB bit description errata.</li> <li>Added Clarification to multiple CAN controllers in overview chapter.</li> <li>Added E1MDIO and E1MDC signal table errata.</li> <li>Added AD3 bit setting errata in overview chapter.</li> <li>Added cache initialization sequence errata.</li> </ul>	5/2007
5	<ul> <li>Added package drawing errata.</li> <li>Added Flexbus, PCI, and SDRAM maximum operating frequency errata.</li> <li>Added RNG caution and note.</li> <li>Added DSPI FIFO size errata.</li> <li>Added PSC PSCRFCR and PSCRFCR register size and example settings errata.</li> <li>Added MCF5485RM rev 5 section.</li> </ul>	4/2009







#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.© Freescale Semiconductor, Inc. 2009. All rights reserved.

MCF5485RMAD Rev. 5 4/2009