

MC68306

UPDATE TO MC68306 Integrated EC000 Processor User's Manual

October 7, 1995

This update to the initial release of the MC68306UM/AD User's Manual and the MC68306UMAD/AD User's Manual Addendum provides corrections to the original text, plus additional information not included in the original. This document and other information on this product is maintained on the AESOP BBS, which can be reached at (800)843-3451 (from the US and Canada) or (512)891-3650. Configure the modem for up to 14.4K baud, 8 bits, 1 stop bit, and no parity. Terminal software should support VT100 emulation. Internet access is provided by telneting to pirs.aus.sps.mot.com [129.38.233.1] or through the World Wide Web at http://pirs.aus.sps.mot.com.

1. System Register Naming Conventions

In section 5, pages 5-1 through 5-17, none of the registers have standardized abbreviations. Below is a table which provides the abbreviated names for all of the MC68306 system registers. These are the standard names that will be used in assembly and C header files. Some registers have 32-bit names and two 16-bit names which overlap the upper and lower, (High and Low) 16 bits of the register.

Address	Abbreviation	Name
FFFFFC0/1/2/3	CSC0	Chip Select Configuration Register 0
FFFFFC0/1	CSC0H	Chip Select Configuration Register 0 (High Half)
FFFFFC2/3	CSC0L	Chip Select Configuration Register 0 (Low Half)
FFFFFC4/5/6/7	CSC1	Chip Select Configuration Register 1
FFFFFC4/5	CSC1H	Chip Select Configuration Register 1 (High Half)
FFFFFC6/7	CSC1L	Chip Select Configuration Register 1 (Low Half)
FFFFFC8/9/A/B	CSC2	Chip Select Configuration Register 2
FFFFFC8/9	CSC2H	Chip Select Configuration Register 2 (High Half)
FFFFFCA/B	CSC2L	Chip Select Configuration Register 2 (Low Half)
FFFFFCC/D/E/F	CSC3	Chip Select Configuration Register 3
FFFFFCC/D	CSC3H	Chip Select Configuration Register 3 (High Half)
FFFFFCE/F	CSC3L	Chip Select Configuration Register 3 (Low Half)
FFFFFD0/1/2/3	CSC4	Chip Select Configuration Register 4
FFFFFD0/1	CSC4H	Chip Select Configuration Register 4 (High Half)
FFFFFD2/3	CSC4L	Chip Select Configuration Register 4 (Low Half)
FFFFFD4/5/6/7	CSC5	Chip Select Configuration Register 5

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

SEMICONDUCTOR PRODUCT INFORMATION



Freescale Semiconductor, Inc.

FFFFFD4/5	CSC5H	Chip Select Configuration Register 5 (High Half)
FFFFFD6/7	CSC5L	Chip Select Configuration Register 5 (Low Half)
FFFFFD8/9/A/B	CSC6	Chip Select Configuration Register 6
FFFFFD8/9	CSC6H	Chip Select Configuration Register 6 (High Half)
FFFFFDA/B	CSC6L	Chip Select Configuration Register 6 (Low Half)
FFFFFDC/D/E/F	CSC7	Chip Select Configuration Register 7
FFFFFDC/D	CSC7H	Chip Select Configuration Register 7 (High Half)
FFFFFDE/F	CSC7L	Chip Select Configuration Register 7 (Low Half)
FFFFFE0/1/2/3	DBC0	DRAM Bank Configuration Register 0
FFFFFE0/1	DBC0H	DRAM Bank Configuration Register 0 (High Half)
FFFFFE2/3	DBC0L	DRAM Bank Configuration Register 0 (Low Half)
FFFFFE4/5/6/7	DBC1	DRAM Bank Configuration Register 1
FFFFFE4/5	DBC1H	DRAM Bank Configuration Register 1 (High Half)
FFFFFE6/7	DBC1L	DRAM Bank Configuration Register 1 (Low Half)
FFFFFFF0	PADAT	Port A Data Register
FFFFFFF1	PBDAT	Port B Data Register
FFFFFFF2	PADDR	Port A Data Direction Register
FFFFFFF3	PBDDR	Port B Data Direction Register
FFFFFFF4	PAPR	Port A Pins Register
FFFFFF5	PBPR	Port B Pins Register
FFFFFFF8/9	ISR	Interrupt Status Register
FFFFFFA/B	ICR	Interrupt Control Register
FFFFFFC	DREF	DRAM Refresh Register
FFFFFFD	BTPR	Bus Timeout Period Register
FFFFFFE	SYSR	System Register
FFFFFFF	TVR	Timer Vector Register

These names should be added to each of the register section titles. All tables should also reflect the standard-ized naming conventions. Below are some example title changes:

- 5.2.3 Bus timeout Period Register (BTPR)
- 5.2.5.1 Port Pins Register (PxPR)
- 5.2.7.2 DRAM Bank Configuration Register (High Half) (DBCxH)





Freescale Semiconductor, Inc.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912, Arizona 85036

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan

ASIA-PACIFIC: Motorola Seminconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong

SEMICONDUCTOR PRODUCT INFORMATION