Power management integrated circuit (PMIC) for high-performance applications

Rev. 1.1 — 18 December 2023

**Product brief** 

#### **Document information**

	Information	Content
Keywords PF5103, power management, integrated circuit (PM functional safety		PF5103, power management, integrated circuit (PMIC), high performance, ASIL B, automotive, functional safety
	Abstract	The PF5103 integrates multiple high-performance buck regulators and LDO regulators. It can operate as a standalone point-of-load regulator IC, or as a companion chip to a larger PMIC.



### 1 Introduction

This product brief is intended to provide overview/summary information for evaluating a product for design suitability. It is intended for quick reference only and should not be relied upon to contain detailed and full information.

Some of the content in this product brief is extracted from the product's full data sheet. In case of any inconsistency or conflict, the full data sheet prevails.

For detailed and full information, see the relevant PF5103 full data sheet, available via the NXP website at <u>https://www.nxp.com</u>.

## 2 General description

The PF5103 integrates multiple high-performance buck regulators and LDO regulators. It can operate as a standalone point-of-load regulator IC or as a companion chip to a larger power management integrated circuit (PMIC).

Built-in One-Time-Programmable (OTP) memory stores key startup configurations, drastically reducing external components typically used to set output voltage and sequence of regulators. Regulator parameters are adjustable through high-speed I<sup>2</sup>C after startup, offering flexibility for different system states.

Functional safety features, developed according to ISO 26262 specifications, enable the device to reach safety levels up to ASIL B.

### 3 Feature and benefits

The PF5103 is a PMIC designed to be the primary core power supply for NXP high-end ADAS application processors.

- Buck regulators
  - SW1, SW2 and SW3: 0.5 V to 3.3 V; 3500 mA; 1.5 % accuracy
  - Dynamic voltage scaling
  - Configurable as dual- and triple-phase regulator
  - Programmable current limit
  - Spread-spectrum and manual tuning of switching frequency
- LDO regulators
  - LDO1: 0.75 V to 3.3 V; 200 mA; 1.5 % accuracy
  - LDO2: 0.75 V to 3.3 V; 500 mA; 1.5 % accuracy
- PGOOD output and monitor
- Clock synchronization through configurable input sync pin
- System features
  - Advanced state machine for seamless processor interface
  - High-speed I<sup>2</sup>C interface support (up to 3.4 MHz)
  - Programmable soft-start sequence and power-down sequence
  - Programmable regulator configuration
- OTP memory for device configuration
- Monitoring circuit to fit ASIL B safety level
  - Independent voltage monitoring with programmable fault protection
  - Advance thermal monitoring and protection
  - Watchdog monitoring and programmable internal watchdog counter
  - I<sup>2</sup>C Cyclic Redundancy Check CRC and write protection mechanism
  - Analog built-in self-test (ABIST)

# **4** Applications

- Automotive RADAR, infotainment, domain controllers
- High-end consumer and industrial

#### **Ordering information** 5


Type number <sup>[1]</sup>	Package		
	Name	Description	Version
PPF5103AMBA0ES <sup>[2]</sup>		HWQFN28, plastic thermal enhanced very thin quad flat	
PPF5103AMMA0ES <sup>[3]</sup>	HWQFN28	pack; no leads, wettable flank, 28 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.53 mm body	SOT2089-1(SC)

To order parts in tape and reel, add the R2 suffix to the part number. Safety grade: ASIL B Safety grade: QM

[1] [2] [3]

Power management integrated circuit (PMIC) for high-performance applications


### 6 Block diagram



Power management integrated circuit (PMIC) for high-performance applications

## 7 Pinning information

### 7.1 Pinout




### 7.2 Pinning description


#### Table 2. PF5103 pinout

QFN pin number	Pin name	Pin description	Min	Мах	Units
1	PWRON	PWRON input	-0.3	5.5	V
2	SW1IN	SW1 input supply	-0.3	5.5	V
3	SW1LX	SW1 switching node	-0.3	5.5	V
4	PGND	Ground	-0.3	0.3	V
5	SW2LX	SW2 switching node	-0.7	5.5	V
6	SW2IN	SW2 input supply	-0.3	5.5	V
7	INTB/RSTB	Interrupt output/External reset input	-0.3	5.5	V
8	PGOOD	PGOOD output	-0.3	5.5	V
9	FCCU/XFAILB	XFAILB bidirectional signal	-0.3	5.5	V
10	SW2FB	SW2 feedback input	-0.3	5.5	V
11	GND	Ground	-0.3	0.3	V
12	VIN	Input supply	-0.3	5.5	V
13	LDO1IN	LDO1 input	-0.3	5.5	V
14	LDO10UT	LDO1 output	-0.3	5.5	V
15	NC	No connect	-0.3	0.3	V
16	LDO2IN	LDO2 INPUT	-0.3	5.5	V
B_PF5103	1	All information provided in this document is subject to legal disclaimers.	1	© 2023 NXP B.V.	All rights reserve

Table 2. PF5103 pinoutcontinued						
QFN pin number	Pin name	Pin description	Min	Мах	Units	
17	LDO2OUT	LDO2 output	-0.3	5.5	V	
18	GND	Ground	-0.3	0.3	V	
19	SW3LX	SW3 switching node	-0.7	5.5	V	
20	SW3IN	SW3 input supply	-0.3	5.5	V	
21	NC	No connect	-0.3	0.3	V	
22	SYNC_STANDBY	Clock synchronization input or Standby input	-0.3	5.5	V	
23	VDDOTP	Debug mode / OTP programming input supply	-0.3	10	V	
24	SW3FB	SW3 feedback input	-0.3	5.5	V	
25	GND	Ground	-0.3	0.3	V	
26	SW1FB	SW1 feedback input	-0.3	5.5	V	
27	SCL	I <sup>2</sup> C SCL signal	-0.3	5.5	V	
28	SDA	l <sup>2</sup> C SDA signal	-0.3	5.5	V	

### 8 Package outline





PB\_PF5103 Product brief

### Power management integrated circuit (PMIC) for high-performance applications

H-FC-PQFN-28 I/O STEP-CUT WETTABLE FLANK 4.5 X 4.5 X 0.68 PKG, 0.5 PITCH

SOT2089-1(SC)

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE, SHAPE, SIZE AND LOCATION MAY VARY.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP FOR LEAD TO EXPOSED PAD SHALL BE 0.2 MM.

6. ANCHORING PADS.

© NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	25 JUN 2021		
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:			
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01711D	0			

Figure 5. Package outline notes for PQFN28

# 9 Revision history

Table 3. Revision history				
Rev	Date	Description of changes		
PB_PF5103 v1.1 20231218		Change highest ASIL possible from D to B		
PB_PF5103 v.1.0	20230110	Initial release		

#### Power management integrated circuit (PMIC) for high-performance applications

### Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) -This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

 $\ensuremath{\mathsf{NXP}}\xspace \mathsf{B.V.}$  — NXP B.V. is not an operating company and it does not distribute or sell products.

### Power management integrated circuit (PMIC) for high-performance applications

### **Trademarks**

NXP — wordmark and logo are trademarks of NXP B.V.

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

Power management integrated circuit (PMIC) for high-performance applications

### **Tables**

Tab. 1.	Ordering information6	
Tab. 2.	PF5103 pinout8	

Tab. 3. Revision history ......13

Power management integrated circuit (PMIC) for high-performance applications

### **Figures**

Fig. 1.	PF5103 block diagram7	
Fig. 2.	PF5103 pinout8	
Fig. 3.	Package outline for PQFN28 10	

- Fig. 5. Package outline notes for PQFN28 ......12

Power management integrated circuit (PMIC) for high-performance applications

### Contents

1	Introduction	2
2	General description	3
3	Feature and benefits	4
4	Applications	5
5	Ordering information	6
6	Block diagram	7
7	Pinning information	8
7.1	Pinout	8
7.2	Pinning description	
8	Package outline	
9	Revision history	13
	Legal information	14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com

Date of release: 18 December 2023 Document identifier: PB\_PF5103