

# AN11939

## QN908x Production Flash Programming

Rev 1.1 — February 2018

Application note

### Document information

Info	Content
<b>Keywords</b>	QN9080, QN9083, BLE, J-Link, Flash Programming
<b>Abstract</b>	This document describes the techniques for product programming the QN908x with J-Link interface.



## Revision history

Rev	Date	Description
1.0	06/2017	Public release.
1.1	02/2018	Changed the flash layout to be consistent with SDK

## Contact information

For more information, see [www.nxp.com](http://www.nxp.com)

## 1. Introduction

---

J-Link is an interface for downloading of application files, configuration files, and data into the target chip for the Bluetooth Low Energy application development or mass production based on the QN908x platform.

The J-Link interface is implemented on these pins:

- PA22 for SWCLK
- PA23 for SWDIO

## 2. J-Link download process




Fig 1. J-Link download process

Note: The red functions in Fig 1 are included in the demo code and J-Link SDK.

J-Link SDK: [www.segger.com](http://www.segger.com)

### 3. Flash layout

The 512-KB flash is partitioned as shown in [Fig 2](#) and [Fig 3](#):




Fig 2. Flash space without OTA




Fig 3. Flash space with OTA

## 4. Example code

### 4.1 Read chip Id

```

unsigned int ReadChipId(void)
{
    U32 chip_id;
    JLINKARM_ReadMemHW(0x40000108, 4, &chip_id); // QN908X.UM 2.5.10 Chip ID
    register

```

```

        return chip_id;
    }

```

## 4.2 Disable watchdog

```

void WDT_Disable()
{
    // Disable watchdog timer
    U32 dis_wdt;
    dis_wdt = 0x1ACCE551;
    JLINKARM_WriteMemHW(0x40001020 ,4, &dis_wdt);
    dis_wdt = 0x0;
    JLINKARM_WriteMemHW(0x40001008 ,4, &dis_wdt);
    dis_wdt = 0x0;
    JLINKARM_WriteMemHW(0x40001020 ,4, &dis_wdt);
}

```

## 4.3 Erase flash

```

BOOL qn_flash_erase(void)
{
    U32 data;

    data = 0x40000000;
    JLINKARM_WriteMemHW(0x40000010 ,4, &data); // System clock source and divider
    register
    data = 0xffffffff;
    JLINKARM_WriteMemHW(0x4000000c ,4, &data); // Clock enable
    data = 0x0002001e;
    JLINKARM_WriteMemHW(0x4008100c ,4, &data); // TIME_CTRL 0x4001e

    data = 16000;
    JLINKARM_WriteMemHW(0x40081008 ,4, &data); // erase time = 2ms, default =
    80ms

    // chip erase
    data = 0x0000503f;
    JLINKARM_WriteMemHW(0x40081010 ,4, &data);
    data = 0x30000000;
    JLINKARM_WriteMemHW(0x40081004 ,4, &data); //ERASE_CTRL
    data = 0xca1e093f;
    JLINKARM_WriteMemHW(0x400810a8 ,4, &data); // DEBUG_PASSWORD SWD erase
    password = 0xCA1E093F

    return TRUE;
}

```

## 4.4 Download file

```

BOOL qn_flash_file_download(const char* sFileName, unsigned int Addr)
{
    JLINKARM_BeginDownload(0);
    JLINK_DownloadFile(sFileName,Addr);
    JLINKARM_EndDownload();

    return TRUE;
}

```

```
}
```

#### 4.5 Verify

```
BOOL qn_flash_file_verify(unsigned int Addr, unsigned int FileNumBytes, void*
FileData)
{
    // Read App File
    JLINKARM_ReadMem(Addr, FileNumBytes, rdFlashData);

    // Verify App
    if (memcmp(FileData, rdFlashData, FileNumBytes) != 0)
    {
        return FALSE;
    }

    return TRUE;
}
```

#### 4.6 Chip reboot

```
BOOL CswdDlG::qn_chip_reboot(void)
{
    U32 data;

    data = 0xfe5fffff;
    JLINKARM_WriteMemHW(0x40000000, 4, &data); // bit 32 - write 1 to Reboot
entire system

    return TRUE;
}
```

## 5. Legal information

### 5.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 5.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the

customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

### 5.3 Licenses

#### Purchase of NXP <xxx> components

<License statement text>

### 5.4 Patents

Notice is herewith given that the subject device uses one or more of the following patents and that each of these patents may have corresponding patents in other jurisdictions.

**<Patent ID>** — owned by <Company name>

### 5.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

**<Name>** — is a trademark of NXP Semiconductors N.V.

- 1. Introduction .....3
- 2. J-Link download process .....4
- 3. Flash layout .....5
- 4. Example code .....6
  - 4.1 Read chip Id.....6
  - 4.2 Disable watchdog.....7
  - 4.3 Erase flash .....7
  - 4.4 Download file.....7
  - 4.5 Verify.....8
  - 4.6 Chip reboot.....8
- 5. Legal information .....9
  - 5.1 Definitions .....9
  - 5.2 Disclaimers.....9
  - 5.3 Licenses.....9
  - 5.4 Patents.....9
  - 5.5 Trademarks.....9