



AN11931

TEA19363 GreenChip SMPS control IC

Rev. 1 — 6 October 2017

Application note

Document information

Information	Content
Keywords	TEA19363, Discontinuous Conduction Mode (DCM) flyback converter, high efficiency, burst mode operation, Quasi-Resonant (QR) mode operation, low audible noise, active X-capacitor discharge, low power consumption, multiple-output voltage applications
Abstract	<p>The TEA19363 is a high-featured low-cost DCM and QR mode flyback converter controller. It provides high efficiency at all power levels and very low no-load power consumption at nominal output voltage using burst mode operation and active X-capacitor discharge.</p> <p>To minimize the risk of audible noise, the TEA19363 includes an enhanced burst mode. The TEA19363 is designed to support multiple-output-voltage applications like USB PD (Type C) power supplies. Typical applications include notebooks and tablet adapters, fast charging, and direct charging adapters.</p>



Table 1. Revision history

Rev	Date	Description
v.1	20171006	first issue

1 Introduction

This application note describes the implementation of TEA19363 functions in practical applications. Information is provided on a practical converter design.

Additional family members are TEA19361T, TEA19362T, and TEA1938T.

The TEA19361T operation can be compared with the TEA19363 operation. However, it does not include X-capacitor discharge. It is intended for applications using touchscreens with standard Common Mode Noise requirements.

The TEA19362T only operates in Fixed Frequency (FF) DCM mode. It is intended for mobile applications using touchscreens requiring high spectral purity from the supply to prevent disturbance of the touchscreen operation. It also does not include X-capacitor discharge.

The TEA1938T is comparable to the TEA19361T. It contains a different burst mode, which is optimized for minimum ripple. The HV pin and VCCH pin have an ESD rating of 2 kV (for the TEA1936x, the level is 1 kV).

Each section can be read as a standalone description with few cross-references to other parts of the application note or the data sheet. Unless stated otherwise, typical values are given to enhance the readability.

2 Features and applications

2.1 General features

- Switched-Mode Power Supply (SMPS) controller IC supporting smart-charging applications and multiple-output-voltage applications
- Wide output range (5 V to 20 V in Constant Voltage (CV) mode, 3 V to 20 V in Constant Current (CC) mode, and 3 V to 6.5 V for direct charging)
- A combination of operating modes (burst mode, Frequency Reduction (FR) mode, DCM mode, and QR mode) enables enhanced efficiency
- Small SO10 package
- Adaptive dual supply for highest efficiency over the entire output voltage range
- Integrated high-voltage start-up
- Continuous VCC regulation during start-up and protection via the HV pin, allowing minimum values for the buffer capacitors that are connected to the VCCL and VCCH pins
- Reduced optocoupler current enabling low no-load power (20 mW at 5 V output)
- Fast transient response from zero to full load
- Integrated active X-capacitor discharge minimizing no-load power
- Minimal audible noise and output voltage ripple in all operating modes
- Integrated soft start

2.2 Green features

Enables high efficiency operation over a wide power range via:

- Low supply current during normal operation (0.6 mA without load)
- Low supply current during non-switching state in burst mode (0.2 mA)
- Valley switching to minimize switching losses
- Frequency reduction with fixed minimum peak current to maintain high efficiency at low output power levels
- QR controller can be used in combination with NXP Semiconductors Synchronous Rectification (SR) controllers for optimal efficiency performance

2.3 Protection features

- Mains voltage compensated OverPower Protection (OPP)
- OverTemperature Protection (OTP)
- Integrated overpower timeout
- Integrated restart timer for system fault conditions
- Continuous mode protection using demagnetization detection
- Accurate OverVoltage Protection (OVP)
- General-purpose input for safe restart protection; used with system OverTemperature Protection (OTP)
- Driver maximum on-time protection
- Brownin and brownout protection
- Available versions:
 - TEA19363T with safe restart behavior for OVP and OTP
 - TEA19363LT with latched protection for OVP and OTP

2.4 Applications

- Supports multiple-output-voltage applications
- Easy implementation of a USB-PD (type C) application together with the NXP Semiconductors TEA1903 or TEA1905 secondary side controllers
- Allows easy implementation of a direct charge application using Constant Voltage (CV) and Constant Current (CC) mode
- Notebook, netbook, and tablet adapters and chargers


3 Functional description

This section describes the functional behavior of the TEA19363 IC on the primary side of an SMPS application. The TEA19363 can operate with various implementations of the secondary side of the SMPS:

- Single fixed voltage SMPS, e.g. a single 19.5 V output voltage (for notebooks)
- Multiple fixed voltages SMPS, e.g. simultaneous 12 V and 5 V output voltages
- Single variable voltages SMPS, e.g. 5 V, 9 V, 12 V, or 19.5 V switchable or autoswitchable output voltage (for USB-PD) that typically uses a TEA1903 or TEA1905 secondary controller

3.1 Application - primary side

The general behavior of the primary side of the applications that use the TEA19363 is explained using the elementary circuit diagram shown in [Figure 1](#).



3.2 Pinning

3.2.1 Pin configuration




Figure 2. TEA19363 pin configuration (SOT1437-1)

3.2.2 Pin descriptions

Table 2. Pin descriptions

Pin	Pin name	Functional description summary
1	VCCH	<p>High IC supply voltage input</p> <p>When used, the VCCH pin is supplied from an auxiliary winding of the flyback transformer with a higher voltage than the auxiliary winding uses for the VCCL pin. When the voltage on pin VCCL is lower than 12.5 V, the (higher) voltage on the VCCH pin provides the supply current via an internal regulator to the VCCL pin. It makes the TEA19363 operate on the VCCH voltage.</p> <p>When the voltage on pin VCCL exceeds 12.5 V, the internal regulator between VCCH and VCCL is switched off. The supply current is taken from the VCCL voltage.</p> <p>The combination of the VCCH and the VCCL pins ensures that for the supply the lowest voltage exceeding 12.5 V is selected for the IC supply. It enables building supplies with a wide output voltage range without supplying the IC from an excessively high voltage. The latter causes unnecessary power loss.</p>
2	GND	Ground connection; reference for other pins
3	VCCL	<p>Low IC supply voltage input and source for the internal HV start-up output</p> <p>All internal circuits, except the high-voltage circuit, are supplied from this pin.</p> <p>The buffer capacitor on the VCCL pin can be charged in several ways:</p> <ul style="list-style-type: none"> Internal High-Voltage (HV) start-up source (start-up and protection). The capacitance on the VCCH pin is also charged via an internal diode between the VCCH and VCCL pins. It can be used as energy reservoir during start-up before the auxiliary supply takes over. Auxiliary winding from the flyback transformer (when switching) External DC supply <p>When the voltage on the VCCL pin reaches 14.9 V, IC operation is enabled. In burst mode, when the voltage on the VCCL drops to below 11 V, additional switching cycles are generated. The switching cycles prevent that the VCCL voltage drops to below the stop operation level. This voltage drop can occur when no energy is required on the secondary side for a prolonged time after a load step from maximum to no load. When the voltage on the VCCL pin drops to below 9.9 V, the IC halts operation. Shutdown reset is activated at 8.65 V.</p>

Pin	Pin name	Functional description summary
4	ISENSE	<p>Current sense input</p> <p>This pin senses the primary current through the MOSFET switch via an external resistor.</p> <ul style="list-style-type: none"> • Soft start A soft-start procedure is used to limit stress and audible noise during start-up. The I_{pk} level, measured over the sense resistor, is gradually increased to the regulated level in 15 steps. The soft-start time constant is 4 ms. • Burst mode In this mode, the peak current is kept constant. When a fixed level of 145 mV is reached on the ISENSE pin, the drive switches off. Controlling the number of strokes per burst cycle regulates the output voltage and output power. • FR mode In this mode, the peak current is also kept constant using a fixed switch-off level of 145 mV at the ISENSE pin. The output voltage and output power are regulated by controlling the switching frequency. • DCM mode In this mode, the switching frequency is kept more or less constant. The increase or decrease of the peak current regulates the output voltage and output power. The voltage level for switch-off is regulated from 145 mV upward to the level that the controller can no longer operate at the fixed frequency. The reason is that the primary and secondary strokes become too long. At that moment, the controller switches to QR mode. • QR mode In this mode, the peak current is increased to regulate the output voltage and output power. The operating frequency is reduced because the system relies on the discontinuous conversion principle. The voltage level for switch-off is regulated between 145 mV and 510 mV. • Leading-edge blanking During the first 325 ns of each switching cycle, the ISENSE input is internally blanked. The blanking of the ISENSE input prevents that the spike caused by parasitic capacitance triggers the peak current comparator prematurely. • Propagation delay There is a delay between the moment the ISENSE comparator is triggered and the MOSFET is switched off. During this time, the primary current continues to increase. How much it increases, depends on the di/dt slope, and so, on the mains voltage. So, the resulting peak current not only depends on the level set by control, but also on the mains voltage. • Overpower protection counter When the voltage on the ISENSE pin exceeds the overpower protection level (510 mV), the overpower counter is started. When the overpower timer reaches 200 ms (40 ms during start-up), a safe restart is initiated. • Overpower compensation for mains voltage by AUX sensing current To compensate the output power level for dependency on the input voltage, an overpower compensation circuit regulates protection level based on the input voltage sensed on the AUX pin.
5	DRIVER	MOSFET gate driver output


Pin	Pin name	Functional description summary
6	AUX	<p>Auxiliary winding input</p> <p>A resistor divider on the AUX pin applies the voltage from an auxiliary winding of the flyback transformer. The voltage on this pin is used for four functions in four different time slots:</p> <ul style="list-style-type: none"> • Demagnetization detection When the AUX voltage drops to below 40 mV, demagnetization is detected. Only when demagnetization is detected, the driver can be switched on to start the next power conversion cycle. • Valley detection After demagnetization, an internal dV/dt detector circuit detects a valley. Depending on the operating condition, the MOSFET switches on at the first valley or one of the subsequent valleys. • Input voltage sensing for OPP compensation When the external MOSFET is switched on, the voltage at the auxiliary winding reflects the input voltage. During this period, the AUX pin is clamped to -0.7 V. The measured input current is used to calculate the maximum allowed voltage on the ISENSE pin. Changing the value of the series resistor between the auxiliary winding and the AUX pin adjusts the measured current. • Output voltage sensing for OVP The resistor for input voltage sensing and a resistor from the AUX pin to ground make up a voltage divider. During secondary stroke, the divider voltage reflects the output voltage. The internal level for OVP detection is 3 V. The divider must be dimensioned for a 3 V level during secondary stroke at the desired OVP level on the secondary side.
7	CTRL	<p>Control input</p> <p>In DCM, the control current flowing out of the CTRL pin is regulated to an 80 μA fixed value for all modes. The regulation of the control current is achieved by generating an internal offset which regulates the power level via the internal control curve.</p> <p>In burst mode, the control current level varies between 100 μA and 200 μA.</p> <p>The internal voltage of the CTRL pin is 3 V with a 1.5 kΩ series resistance to the pin.</p>
8	PROTECT	<p>Protection</p> <p>When the voltage level on the PROTECT pin drops to below 0.5 V, a safe restart is initiated after 2 ms to 4 ms.</p> <p>When the pin voltage is lower than 1.45 V, an internal current source delivers -74 μA out of the pin. When the pin voltage reaches 1.45 V, the internal current source is automatically pinched off. Connecting a suitable NTC from the PROTECT pin to GND can realize an external OTP for the system.</p>
9	n.c.	<p>Not connected</p> <p>This pin has no internal connection. It is used as high-voltage spacer.</p>

Pin	Pin name	Functional description summary
10	HV	<p>High-voltage start-up</p> <p>The HV pin combines three functions:</p> <ul style="list-style-type: none"> • High-voltage current source At start-up, the 1.1 mA HV current source is used to charge the VCCL capacitor (and via a diode also the VCCH capacitor). In this way, IC operation can start. Until VCCL reaches the start-up level (14.9 V), the IC current consumption is limited to 40 µA. When all conditions (VCCL start-up level, PROTECT pin level, and CTRL pin level) are met, start-up commences. • Mains voltage sensing Sampling the HV input current value every 1 ms senses the mains voltage during operation. Pulling the HV input to 2.9 V for 20 µs measures the HV input current. The series resistance of the HV pin to the bulk electrolytic capacitor determines this current value. It reflects the mains voltage value. The value of the external series resistors between bulk electrolytic capacitor and HV pin can set the start and stop levels. When the current exceeds 663 µA, start-up is enabled (brownin). When the current drops to below 587 µA for more than 30 ms, the operation is stopped (brownout). The 30 ms period is required to avoid that the system stops switching due to the zero crossings of the mains or during a short mains interruption. During operation, conditional sensing control reduces the sampling frequency. When a mains voltage is detected, mains voltage sensing is halted for 7 ms (104 ms during burst mode) to improve efficiency. • Active X-capacitor discharge When the mains sensing does not detect a positive dV/dt (increasing values) for 28 ms, it assumes that the mains voltage is disconnected. It starts the X-capacitor discharge function. During the X-capacitor discharge, the HV pin is pulled low. The external X-capacitor is discharged through the external resistors.

3.3 Operating modes

This chapter describes the flyback converter operation modes that are implemented in the TEA19363. In all operating modes, the TEA19363 works in Discontinuous Conduction Mode (DCM) or Boundary Conduction Mode (BCM). In short, the flyback transformer in the TEA19363 application is fully demagnetized at the end of every power conversion cycle. One benefit for DCM (BCM) operation is that it easily cooperates with Synchronous Rectification (SR) controllers on the secondary side of the SMPS. This cooperation enables optimal efficiency.

Figure 3 shows the elementary circuit diagram of a flyback converter. It also shows the typical voltage and current waveforms when the converter operates in DCM (or BCM).



During t_{prim} , the MOSFET is switched on. The current flows through the primary winding of the transformer and the MOSFET. The transformer is magnetized. When the MOSFET is switched off, the drain voltage increases to the sum of the input voltage and the reflected output voltage (output voltage multiplied by the transformer turns ratio). The voltage at the secondary winding increases and the output diode conducts current to the output. The transformer is demagnetized during t_{sec} . After demagnetization, the voltage on the drain initiates a resonance in the primary inductance and the total capacitance at the MOSFET drain node during t_{dead} . The next cycle can then start.

There is some deviation from the basic waveforms because of parasitic elements in the components. Figure 4 shows the main deviations. A very important design aspect of the flyback transformer is to keep the leakage inductance and parasitic capacitances as low as possible. The remaining leakage leads to unwanted effects that do not contribute to the basic power conversion.




Figure 4. Practical effects of parasitics

Within DCM (or BCM) operation, four operating modes can be discriminated:

- QR mode (high power level)
- DCM at near-fixed frequency (medium-high power level)
- DCM with frequency reduction (medium-low power level): FR DCM
- Burst mode (low power level)

Depending on the required output power, the system switches between operating modes. The goal is to provide the best performance for each power level. The switching frequency is kept constant in DCM and in burst mode. The best performance is based on the highest efficiency and the lowest losses.

During operation, the switching frequency of the SMPS application varies with the required output power level and with the supplied input voltage.




Figure 5. TEA19363 flyback operating modes

3.3.1 Flyback operating modes control

The operating modes are controlled via the CTRL pin. The TEA19363 incorporates a current mode control. Figure 6 shows the principle.




Figure 6. Current mode control

3.3.1.1 CTRL pin during FR DCM, FF DCM, and QR modes

In FR DCM, FF DCM, and QR modes, the current flowing out of the CTRL pin is kept at constant $80\text{ }\mu\text{A}$. The current I_{CTRL} , pulled from the CTRL pin by the optocoupler is mirrored for the FR DCM, FF DCM, and QR modes and for burst mode. In the FR DCM, FF DCM, and QR modes, I_{CTRL} is compared with an $80\text{ }\mu\text{A}$ reference current. If I_{CTRL} is not $80\text{ }\mu\text{A}$, the difference is integrated using a slow time constant. The integrated difference increases or decreases an internal offset. This offset is converted to a proportional signal $CTRL_P$, which directly controls the power the IC converts (see Figure 5). For $\Delta I_N > 0$, $CTRL_P$ is decreased, which lowers the converted power. As a consequence, V_{out} decreases and so the optocoupler current drops until I_{CTRL} becomes $80\text{ }\mu\text{A}$ again. For $\Delta I_N < 0$, $CTRL_P$ is increased. So, V_{out} increases and so the optocoupler current increases until I_{CTRL} becomes $80\text{ }\mu\text{A}$ again. So, I_{CTRL} is always regulated to $80\text{ }\mu\text{A}$. The regulation does not depend on the converted power, which ensures stable operation at all output power levels.

3.3.1.2 CTRL pin during burst mode

When $I_{CTRL} > 80\text{ }\mu\text{A}$ for a longer period and $CTRL_P$ is lowered to zero (IC is switching at 25.5 kHz at minimal I_{pk} , see Figure 5), $CTRL_P$ cannot be lowered anymore. As a consequence, I_{CTRL} increases to exceed $80\text{ }\mu\text{A}$. When it reaches $100\text{ }\mu\text{A}$, the IC enters burst mode. The burst mode and related I_{CTRL} waveforms are discussed in Section 3.3.5. In burst mode, when $I_{CTRL} < 80\text{ }\mu\text{A}$ for a longer period, the IC enters normal mode again.

3.3.1.3 CTRL pin provisions load steps

To achieve minimum undershoot and overshoot for load steps, various additional provisions are built in. These additional provisions shorten the reaction time for fast changing load conditions:

- When the burst-on time is longer than 1.5 times the minimum burst period (600 μs) during a burst period, the IC changes to normal mode immediately.
- In burst mode, when I_{CTRL} remains below 100 μA due to increased load, the IC keeps on switching at 25.5 kHz with a minimum I_{pk} level (145 mV).
- When I_{CTRL} drops to below 60 μA due to increased load, the gain is increased and the time constant is reduced. To counteract the voltage drop at the output, the IC moves quickly to maximum power.
- When the load suddenly decreases to very low values and I_{CTRL} increases to exceed 200 μA, switching stops immediately to prevent a high output voltage overshoot.

3.3.2 Quasi-Resonant (QR) mode

The quasi-resonant flyback topology achieves high efficiency by minimizing switching losses. When the voltage has reached zero (ZVS) or the minimum value (LVS) during t_{dead}, the MOSFET is switched on. Switching on the MOSFET under that condition reduces the switch-on losses. At nominal output power, efficiency levels above 90 % can be reached.




Figure 7. MOSFET drain voltage showing ZVS and LVS valley switching situations

Table 3 shows the three situations that can be distinguished, depending on the input voltage and the output voltage.

Table 3. ZVS and LVS valley switching situations for V_{in} and V_{out}

Situation	Condition	Valley switching
(1)	V _{in} < n × V _{out}	ZVS
(2)	V _{in} = n × V _{out}	ZVS
(3)	V _{in} > n × V _{out}	LVS

- Situation 1: V_{in} < n × V_{out}
The drain voltage tends to become negative. However, the internal body diode of the MOSFET starts conducting. The voltage is clamped at the negative voltage drop of this diode. The controller also detects this situation as a valley. At the moment of detection, the MOSFET is switched on again.
- Situation 2: V_{in} = n × V_{out}
The minimum drain voltage is zero. When the controller detects that the minimum drain voltage is zero, the MOSFET is switched on again. Calculations are frequently based on this condition. In situation 1 and 2, the switch-on losses are zero. In a high-efficiency

QR flyback application, the target is to achieve operating conditions, which are close to situation 1 or 2.

- Situation 3: $V_{in} > n \times V_{out}$
 When the controller detects this valley, the minimum drain voltage remains > 0 .
 Nevertheless, switch-on losses are minimized in this situation.

The QR flyback converter operates on the border of Discontinuous Conduction Mode (DCM) and Continuous Conduction Mode (CCM). It is called Boundary Conduction Mode (BCM). Sometimes, it is also called Critical Conduction Mode (CrCM). The result is lower peak and RMS currents in the circuit (compared to FF DCM flyback) and lower switching losses (compared to CCM flyback). The combination contributes to more efficient power conversion.

When operating in QRM, the TEA19363 switches on in the first valley after demagnetization. The results are minimal switching losses and a short dead time. The I_{pk} increases for higher power levels. This increase also causes the switch-on time and the secondary stroke time to become longer. The longer times reduce the switching frequency (see [Figure 5](#)).

3.3.3 Fixed-Frequency Discontinuous Conduction Mode (FF DCM)

DCM is similar to the quasi-resonant mode. However, in DCM there is more time without current flowing after the transformer is demagnetized. The additional time is reflected in the increase of dead time (t_{dead}).

In FF DCM, the TEA19363 does not switch on in the bottom of the first valley (QR mode). It switches on one of the following valleys (generally the 2nd, 3rd, or 4th). The frequency in this mode is quasi-constant at or near the internally fixed maximum frequency of 128 kHz. The output power is regulated by varying the I_{pk} level. The switching frequency is regulated by selecting the most appropriate valley to switch on (valley skipping). Because valley skipping leads to discrete frequency steps, it is possible that the switch-on moment toggles between two consecutive valleys at certain output powers. [Figure 5](#) shows the operation as the B-C trajectory. [Figure 8](#) shows a typical example of the primary MOSFET drain voltage where switch-on occurs in distinct valleys.




Figure 8. MOSFET drain voltage for Fixed Frequency DCM with valley skipping

3.3.4 Frequency Reduction Discontinuous Conduction Mode (FR DCM)

In FR DCM, the TEA19363 keeps the primary peak current constant at the minimum value (corresponding with a 145 mV voltage drop across the sense resistor). To transfer the right amount of power, the dead time is variable. The result is a lower operating frequency for low-power transfer and a higher operating frequency for higher power transfer. In all circumstances, the TEA19363 controller switches on in a valley.

However, when the switching frequency drops to below 25.5 kHz, the TEA19363 controller changes to burst mode to prevent audible noise caused by inductive and capacitive components in the application.

Figure 5 shows the FR DCM as the C-D trajectory. Figure 9 shows the corresponding drain voltage.




Figure 9. MOSFET drain voltage for FR DCM with constant peak current

3.3.5 Burst mode

Burst mode operation is used to minimize power loss during low output power conditions. The goal is to generate the required output power with bursts of variable lengths, while switching operation is turned off for shorter or longer periods. When the converter is not switching, conversion losses are zero.

During the intervals that switching is off, it is also important to minimize the current flowing into various circuits of the power converter. Minimizing this current reduces the power consumption. In modern control ICs like the TEA19363, several internal circuits are switched off during the non-switching period. It minimizes the supply current to less than half the nominal supply current during switching.

Burst mode operation usually results in a higher output voltage ripple than in normal (DCM) mode (see Figure 10).




Figure 10. Principle of burst mode operation and associated V_{out} ripple

To minimize audible noise in burst mode, the following strategy is implemented in the TEA19363:

- Operation at low peak current
- Limitation of the minimum switching frequency within the bursts to 25.5 kHz (above the human audible range)
- Limitation of the burst repetition rate to a maximum of 1.67 kHz
This noise level usually remains below audible perception level.

Figure 11 shows the frequency behavior during burst for different loads.

The minimum number of switching cycles within a burst is 1. At ultra-low load, the number of switching cycles is indeed 1. The repetition rate is regulated to well below 1.67 kHz (see Figure 11).

The requested output power determines the number of pulses in each burst period. The digital circuit calculates the number of switching cycles so that the burst repetition rate does not exceed 1.67 kHz. At higher output powers, the number of switching pulses increases. At low load, the number of pulses decreases (to a minimum of 1). Simultaneously, the switching frequency within the burst is 25.5 kHz. In this way, audible noise is avoided.





Figure 11. Burst mode operation – switching frequency and repetition rate

In QR mode, FF DCM mode, and FR DCM mode, the internal offset, which keeps I_{CTRL} regulated at 80 μA , regulates the power. When the required output power is reduced in FR DCM mode at 25.5 kHz, the internal offset cannot be lowered further. The I_{pk} sense voltage is already at its lowest value (145 mV). In that case, I_{CTRL} increases to 100 μA and the IC enters burst mode.

The behavior of the CTRL pin in burst mode differs from its behavior in QR mode, FF DCM mode, and FR DCM mode. In burst mode, switching always starts when the current drawn from the CTRL pin drops to below 100 μA . Figure 12 shows the behavior of I_{CTRL} in burst mode at a very low load and in the middle and at the end of the burst.


Note: The simplest way to measure I_{CTRL} is to add a 1 k Ω resistor from the emitter output of the optocoupler to ground. The sensitivity for oscilloscope measurement is 100 mV/100 μA .



At very low loads, only one switching cycle is required to make I_{CTRL} increase to exceed 100 μA . Only when the I_{CTRL} drops again to below 100 μA , the next stroke is made. Depending on the winding ratio of the transformer and the output voltage, it is possible that two or three strokes are required. Except for the number of strokes per burst cycle, the behavior remains the same.

In the middle of the burst trajectory, the system is switching half the time and half the time it is off. With each stroke I_{CTRL} increases. This condition generates the highest peak value for I_{CTRL} .

When the load increases further, the number of strokes per burst increases also until only one stroke per burst is missing. A minor load increase causes the IC to switch continuously to FR DCM at 25.5 kHz. When FR DCM is entered, I_{CTRL} drops from 100 μA to 80 μA . The internal offset takes over the regulation.



3.3.6 Loop gain and burst period

System control is programmed such that switching always stops when $I_{CTRL} > 200 \mu A$ in burst mode, FR DCM, FF DCM, and QR mode. When the input voltage is at its maximum (264 V (AC)) and operation is at 50 % burst (in middle of the burst trajectory), the maximum I_{CTRL} peak level is reached. The loop gain determines the peak level. The gain of the optocoupler and the pull-up resistor on secondary side of the optocoupler diode influence the peak level.

When the switching stops earlier than the calculated burst-on time because of a high gain, the system remains working in burst mode. However, the burst period becomes shorter (burst frequency increases). The hysteresis of I_{CTRL} (between 100 μA and 200 μA) determines the switching behavior (see [Figure 14](#)).




Figure 14(b) shows that the burst period reduces when I_{CTRL} exceeds the 200 μA level. The dashed I_{CTRL} line indicates the intended (precalculated) behavior.

The loop gain can be optimized to balance load step behavior and burst mode behavior. Select the value of the pull-up resistor of the optodiode on the secondary side such that the current, drawn from the CTRL pin (I_{CTRL}) is close to 200 μA at 50 % burst and at 264 V (AC).

3.4 TEA19363 start-up and supply

When the mains voltage is applied, the capacitors at the VCCH and VCCL pins are charged via the HV pin. When the voltage level at the VCCL pin reaches 14.9 V and all conditions are met (brownin, PROTECT pin), the IC starts switching. When the IC is switching, the auxiliary winding takes over the supply of the VCCH and VCCL pins.

3.4.1 Start-up with the HV current source

The HV pin provides three functions:

- High-voltage current source for charging the capacitors at the VCCH and VCCL pins before start-up
- Mains voltage sensing input for detecting brownin and brownout
- Active X-capacitor discharge

The HV pin is connected via a diode/resistor network to the two mains leads. [Figure 15](#) shows the circuit.




Figure 15. Circuit to connect the HV pin

To enable X-capacitor discharge irrespective the polarity of the voltage over the X-cap, connection to the two mains leads is required. The resistors in series with the diodes prevent a potential unsafe situation when one of the diodes becomes a short circuit.

Figure 16 shows the supply configuration.




Figure 16. Supply configuration including start-up provision

The main supply pin, which is directly connected to the internal IC supply is the VCCL pin. The VCCH pin is connected to the VCCL pin via an internal regulator. If the supply voltage via the AUX low is lower than 12.5 V, the internal regulator regulates the VCCL to 12.5 V. When the supply voltage via the AUX low pin exceeds 12.5 V, the regulator is turned off. The supply is taken from the VCCL pin. In this way, the lowest voltage that is high enough to supply the IC is always selected to save power. The IC consumes power from the supply as a current source. So, the supply dissipation increases almost linearly with the IC supply voltage.

To charge the capacitors on the VCCL pin and, via the diode, also the capacitors on the VCCH pin, an internal 1.1 mA current source is enabled at start-up. The internal current source is taken from the high-voltage mains connected to the HV pin. Charging these capacitors enables the use of the full capacitance available on both pins as an energy reservoir at start-up. If the capacitance value at the VCCH pin is high enough, it offers the possibility to use a lower capacitance value on the VCCL pin than is required for start-up. As long as VCCL is below system start-up level (14.9 V), the current consumption of the internal IC circuits is limited to 40 µA.

When the HV pin is connected before the bridge rectifier, the voltage on the pin may become close to 0 V. The current source is then temporarily unable to generate the 1.1 mA (typical) current required. A discontinuous increase of the VCC voltage can be observed. Depending on the applied input voltage, the series resistance between the HV pin and the mains voltage can also limit the current.

When VCCL reaches the start-up level (14.9 V) during charging, the internal circuits are activated. From this moment, the start-up sequence is activated. The IC current consumption increases (600 μ A for the internal IC circuits, the current for the MOSFET drive, and the CTRL function). First, all protections are checked. Further start-up is halted until the brownin condition is met and the protect pin voltage exceeds 0.55 V. Then, switching is enabled. Switching commences with a soft start. During the soft start, the peak current increases to its maximum level in 15 steps. This current increase is achieved by increasing the voltage level for switch-off of the ISENSE pin from 0 mV to 510 mV. The current source of the HV pin remains active. However, it cannot provide all the energy required. So, the VCC voltage decreases until the auxiliary high or auxiliary low winding take over the supply. When the output voltage reaches the regulation level, the HV current source is switched off. The CTRL pin detects when the output voltage has reached the regulation level.

For a reliable implementation of a VCC supply at start-up and during burst operation under all conditions, use a 10 μ F VCC capacitor. When space and/or cost are critical, it is possible to apply 10 μ F on the VCCH pin and 1 μ F on the VCCL pin. The only drawback to this configuration is that there is a slightly higher no-load power consumption. The higher power consumption occurs when a higher output voltage can be generated with the IC operating on the auxiliary low winding during normal (medium or high power level) operation. However, it must switch to auxiliary high during long non-switching periods (e.g. low power or no load).

The value of the capacitor chosen for the VCCH pin must be equal or higher than the value of the capacitor on the VCCL pin. The reason is that during burst the VCC capacitors are only charged at a very low repetition rate during a very short time. The peak charging current can easily surpass 1 A. When the auxiliary high provides the supply under this condition, the series impedance of the series regulator is too high to allow proper charging of a high-value capacitor on the VCCL pin.

3.4.2 Supply protection

Under varying load conditions, it can happen that the switching is stopped for longer periods. An example is when the load changes suddenly from full load to no load. When this sudden change occurs, switching on the primary side does not stop immediately. So, the output voltage increases slightly and exceeds the regulation level. The CTRL pin is pulled low and the IC stops switching via the optocoupler. Because there is no load, the output voltage only drops slowly to its regulation level. When no switching occurs for a longer time, the IC supply can drop to below the UVLO level. The IC then performs a safe restart.

To prevent a restart, the IC starts switching at minimal I_{pk} when the VCCL voltage drops to below 11 V ($V_{restart}$). The IC keeps switching until the VCCL voltage has increased to at least 100 mV above 11 V. The switching frequency is 25.5 kHz. When the VCCL voltage drops to 11 V again, the sequence is repeated. The sequence is repeated until V_{out} has dropped to the regulation level and the loop is in regulation again. [Figure 17](#) shows the various signals.




Figure 17. Keeping the VCCL voltage up during long non-switching periods

The sequence of events is explained using the numbers indicated next to the vertical dashed lines.

1. Load drops from maximum to zero
Switching continues for a short while before stopping, causing V_{out} to exceed the regulation level. (For better understanding, the increase of V_{out} is exaggerated in [Figure 17](#)). Due to the V_{out} increase, I_{CTRL} also increases from the normal mode level (80 μA) to the clamp level (500 μA). The VCCL voltage starts to drop because switching stops.
2. The VCCL voltage has decreased to the $V_{restart}$ level (11 V)
To keep the VCCL voltage above 11 V, strokes are inserted at minimal I_{pk} . When the VCCL voltage has increased by more than 100 mV, switching stops. The VCCL voltage drops again. When it reaches 11 V again, the sequence is repeated.
3. V_{out} decreases slowly over time, causing I_{CTRL} to decrease also.
When the optocurrent drops to below 500 μA on the primary side, I_{CTRL} starts to drop to below the saturation level. As long as V_{out} keeps decreasing, I_{CTRL} keeps dropping.
4. When I_{CTRL} has dropped to 100 μA , normal burst switching is resumed.
The VCCL voltage increases to the normal level in burst mode.
5. The system is in normal burst mode again.
All voltages and currents are at the normal level.

Although this mechanism also works when the VCCL voltage becomes too low in burst mode, design the supply such that the VCCL voltage is kept above 11 V during normal burst mode. The drawback of the mechanism is that it regulates the VCCL voltage and not V_{out} . It causes V_{out} to exceed the regulation level. The increased V_{out} increases the optocurrent and I_{CTRL} current. These additional currents increase the no-load power with several mW.

3.5 Mains voltage detection

Mains voltage sensing is performed via sampling of the voltage on the HV pin. To minimize power consumption due to current load on the mains, each measurement takes only a short period (20 μ s). [Figure 18](#) shows the setup of the mains sensing.




Figure 18. Mains voltage detection circuit

Measurements are taken during the sampling period. The HV pin is switched to the ground level. The current that flows from the mains through the series resistor at the end of the 20 μ s period is measured. The internal circuit that connects the HV pin to ground and measures the current introduces a voltage drop of approximately 2.9 V. So, during the sampling period, a voltage of 2.9 V can be observed on the HV pin.

For higher mains voltages, the current is limited by the current source of 1.1 mA in series with the measuring circuit. The mains voltage minus the voltage drop over the series resistor at 1.1 mA determines the voltage on the HV pin during measurement.

The sampling circuit detects whether there is a rising slope. At least two consecutive samples have to be detected with increasing current one of which must exceed the brownout level to be recognized as valid mains voltage to allow operation. When this condition is met, the measurements are halted for 6 ms in normal mode and 97 ms in burst mode to save power. This longer period is called waiting time.

3.5.1 Brownin

When the VCCL pin is charged to the start level, mains sensing is activated to generate one of the required conditions for starting the converter. The rectified mains voltage is sensed in the normal sequence of three pulses and a wait time of 6 ms. When one pulse shows a value that exceeds the brownin value (663 μ A), converter start-up is enabled (as far as meeting the brownin requirements is concerned). Sensing continues after start-up.

The brownin level can be calculated with [Equation 1](#):

$$R_{HV} = \frac{\sqrt{2} \times V_{mains(RMS)} - V_{meas(HV)}}{I_{bi(HV)}} \tag{1}$$

Example:

- $I_{bi(HV)} = 663 \mu A$
- $V_{meas(HV)} = 2.9 V$
- $V_{mains(RMS)} = 86.0 V$; The required brownin level

$$R_{HV} = \frac{\sqrt{2} \times 86.0 - 2.9}{663 \times 10^{-6}} \approx 180 k\Omega$$

If the brownin level is not met when the VCCL voltage has reached V_{start} , the HV current source regulates the VCCL voltage on 14.9 V. In this way, when the brownin level is reached, the IC can start immediately.

3.5.2 Brownout

If the mains voltage remains below the brownout level for at least 30 ms, a brownout is detected. The system stops switching. This delay period is built in to ensure that the system does not stop switching during a short mains interruption.

The brownout level can be calculated with [Equation 2](#):


$$R_{HV} = \frac{\sqrt{2} \times V_{mains(HV)} - V_{meas(HV)}}{I_{bo(HV)}} \tag{2}$$

Example:

- $I_{bo(HV)} = 587 \mu A$
- $V_{meas(HV)} = 2.9 V$
- $V_{mains(RMS)} = 76.5 V$; The required brownout level


$$R_{HV} = \frac{\sqrt{2} \times 76.5 - 2.9}{587 \times 10^{-6}} \approx 180 k\Omega$$

The selection of a value for the HV pin series resistance determines the brownin and the brownout value.



3.6 X-capacitor discharge

Figure 20 shows the sequence for X-capacitor discharge.



When the mains is connected, the AC voltage is also present over the X-capacitor. When the condition of a rising edge and brownout level is fulfilled, the HV pin samples the rising edge and inserts waiting time. When the mains is disconnected, the voltage at the moment of disconnecting remains present on the X-capacitor as a DC voltage. When the HV pin starts sampling again, it cannot detect a rising edge because the voltage at the

X-capacitor is DC. Sampling continues every millisecond. After 28 times sampling and no detection of a rising edge, mains disconnection is concluded. The HV pin is pulled continuous low to discharge the X-capacitor via the resistors (see Figure 21). The voltage on the X-capacitor drops. When it reaches the brownout level, switching continues for 30 ms after which switching stops. The HV pin starts to charge the VCCL capacitor and starts sampling the mains voltage. In this way, the X-capacitor is discharged further.

Figure 21 shows the discharge path for the X-capacitor.




Figure 21. X-capacitor discharge path

When disconnecting, the legal requirement is that the X-capacitor discharge must reduce the voltage at the X-capacitor to 1/3 of the voltage present at the X-capacitor within 1 s. This requirement is met for an RC time of 1 s.

The requirement for brownin/brownout determines the resistor value at the HV pin. This value is approximately 160 kΩ to 180 kΩ. The value of the X-capacitor is usually about 220 nF to 470 nF. The resulting RC time is approximately 35 ms to 85 ms. The maximum waiting time (burst mode!) + 28 measuring pulses are added to the total. So, the worst timing becomes 97 ms + 28 ms + 85 ms = 210 ms. This value is still well below the requirement.

3.7 TEA1936T MOSFET driver

The TEA19363 has a powerful output stage. It directly drives the external power MOSFET. The maximum output voltage is limited to 10.5 V which is the voltage of the internal source supplying the driver stage.




Figure 22. Simplified model of the MOSFET driver

The model in Figure 22 shows that current is taken from the internal 10.5 V source when the external MOSFET is switched on by charging the gate to a high voltage.

The shape of the current flowing in and out of the DRIVER pin is related to:

- The supply voltage for the internal driver (10.5 V) at switch-on
- The characteristics of the internal driver MOSFETs (R_{DSon})
- The value of the gate capacitance of the external MOSFET
- The switch-on/switch-off gate threshold voltage of the external MOSFET

The TEA1936x data sheets provide the characteristics of the internal drivers.

Table 4. MOSFET driver characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{source(DRIVER)}$	source current on pin DRIVER	$V_{DRIVER} = 2\text{ V}$	-	-0.3	-	A
$I_{sink(DRIVER)}$	sink current on pin DRIVER	$V_{DRIVER} = 2\text{ V}$	-	0.3	-	A
		$V_{DRIVER} = 10\text{ V}$	-	0.75	-	A
$V_{O(DRIVER)max}$	maximum output voltage on pin DRIVER		9	10.5	12	V

3.8 Auxiliary windings

In the basic application, one or more auxiliary windings on the flyback transformer are used for two main functions:

- Supply voltage for the TEA19363 on the VCCL and the VCCH pins
- Sensing signal on the AUX pin

In a transformer with separate auxiliary windings for the VCCL and VCCH pins, one of the two windings must be used to feed a signal to the AUX pin. In practice, it is the easiest to use the VCCL auxiliary winding because its voltage is lower and it saves some dissipation.

The signal from the auxiliary winding is used to sense several variables that are used for control and protection:

- Demagnetization detection
- Valley detection
- Input voltage sensing for maximum output power compensations
- Output voltage sensing for indirect OVP

The voltage from an auxiliary winding of the flyback transformer is connected to the AUX pin using a resistive divider.

Figure 23 shows the circuit.





Figure 23. AUX pin circuit configuration

As indicated, the resistive divider can also be connected to the auxiliary high winding, provided the values of the resistors are adapted for the higher voltages.

The dashed capacitor in parallel to R_{aux1} can be used to tune the phase of the signal on the AUX pin. It enables adjusting the position of the valley switching more accurately.

Each detection function has its own time slot in the repetitive AUX signal.



3.8.1 Demagnetization detection

When the signal on the AUX pin drops to below 40 mV, demagnetization is detected. This detection is essential for the DCM switching system. It shows that the transformer is demagnetized because the energy is transferred to the output and the current from the transformer to the output has become zero.

When demagnetization is detected, switching on the MOSFET at a valley starts a new cycle.

3.8.2 Valley detection

Valley detection ensures that the MOSFET switches on when the voltage on the MOSFET is at its lowest value. It leads to the lowest switch-on losses and has a positive effect on the efficiency of the converter.

After demagnetization, an internal dV/dt detector circuit detects the valley. Depending on the operating mode, the MOSFET is switched on at the first valley or at one of the following valleys.

3.8.3 Input voltage sensing for compensation

When the external MOSFET is switched on, the voltage at the auxiliary winding reflects the input voltage. During this period, an internal circuit clamps the voltage on the AUX pin to -0.7 V. The current from the auxiliary pin to the auxiliary winding via a series resistor is measured. This information is used to compensate for the overpower functions on the ISENSE pin.

The value of the resistor between the auxiliary winding and the AUX pin (R_{aux1}) and the winding voltage value during the primary stroke determine the current that flows. To achieve the required input voltage compensation level, the R_{aux1} value must match the voltage on the auxiliary winding. [Figure 25](#) shows the relationship between the ISENSE

switch-off voltage compensation and the current, measured through R_{aux1} during primary stroke.




Figure 25. Compensation of the overpower levels (using $V_{I\text{SENSE}}$) for input voltage (using I_{AUX})

The compensation is optimized for use in QR mode.

For DCM and QR mode, the output power can be written as:

$$\frac{1}{2} \times L_p \times I_{pk}^2 \times f_{sw} \times \eta \tag{3}$$

Where:

- L_p is the primary inductance
- I_{pk} is the peak current value
- f_{sw} is the switching frequency
- η is the converter efficiency

Working out the formula further for QR:

$$f_{sw} = \frac{1}{t_{period}} = \frac{1}{t_{prim} + t_{sec} + 0.25t_{ringing}} \tag{4}$$

Where:

- t_{period} is the duration of one switching cycle
- t_{prim} is the duration of the primary stroke
- t_{sec} is the duration of secondary stroke
- $t_{ringing}$ is the duration of one period of ringing after ending the secondary stroke;
 $0.25t_{ringing}$ is the time from the end of the secondary stroke to the first valley.

$$t_{prim} = \frac{L_p \times I_{pk}}{V_{bulk}} \tag{5}$$

Where:

- V_{bulk} is the voltage of the mains electrolytic capacitor

$$t_{sec} = \frac{L_p \times I_{pk}}{nV_{out}} \tag{6}$$

Where:

- n is the primary winding to secondary winding transformer ratio
- V_{out} is the output voltage

For ease of understanding $0.25t_{ringing}$ is neglected.

Filling in and working out the formula for P_{out} we get:

$$P_{out} = \frac{0.5I_{pk}}{\left(\frac{1}{V_{bulk}} + \frac{1}{nV_{out}}\right)} \tag{7}$$

So the maximum P_{out} in QR mode is proportional to the value of I_{pk} . However, it also depends on the level of V_{bulk} .

To keep the maximum power constant when V_{bulk} varies due to the AC input voltage range, the value of I_{pk} must be adapted according to the value of the input voltage.

The maximum switch-off voltage level on the ISENSE pin at which the OPP counter is triggered determines the maximum I_{pk} level. This level is 510 mV without input voltage compensation. To keep the maximum output power constant over the mains voltage range, I_{pk} can be lowered to 298 mV for higher input voltages using input voltage compensation.

The main relationship between the input voltage for the flyback converter and the current measured at the AUX pin can be calculated with [Equation 8](#):

$$I_{AUX} = \frac{V_{auxiliary_winding} - V_{AUX}}{R_{aux1}} = \frac{V_{in} \times \frac{N_{aux}}{N_{prim}} - 0.7}{R_{aux1}} \tag{8}$$

Because the AUX input combines the input voltage compensation with the OVP protection, a resistor R_{aux2} to GND is also connected. An additional small current flows through the R_{aux2} resistor to GND. At low mains voltage, a significant amount of current is added to the total current from the AUX pin (depending on the circuit values; e.g. 10 %).

$$I_{AUX}(R_{aux2}) = \frac{0.7}{R_{aux2}} \tag{9}$$

$$I_{AUX}(tot) = \frac{V_{in} \times \frac{N_{aux}}{N_{prim}} - 0.7}{R_{aux1}} + \frac{0.7}{R_{aux2}} \tag{10}$$

The overpower functions use the compensation from the measured AUX current (see [Section 3.9.1](#)).

3.8.4 Output voltage sensing for OverVoltage Protection (OVP)

During the secondary stroke, the voltage on the AUX pin is proportional to the output voltage, which is used for an OVP protection for the secondary voltage.

To avoid a wrong level detection due to voltage ringing effects, output voltage sensing is enabled 2.4 μ s after the primary MOSFET is switched off (see [Figure 23](#) and [Figure 24](#)).

Together with the resistor for input voltage sensing (R_{aux1}), a voltage divider can be made using a resistor from the AUX pin to ground (R_{aux2}). The value of this resistor provides a conditioned signal at which an OVP can be detected. The preset internal level for OVP is 3 V. For a reliable protection function, the voltage on the AUX pin must reflect the output voltage accurately.

The basic relationship (neglecting the output voltage drop via the output rectifier and output cable) between the auxiliary voltage and the output voltage is the transformer turns ratio:

$$\frac{V_{auxiliary_winding}}{V_O} = \frac{N_{aux}}{N_O} \quad (11)$$

The value of R_{aux1} must be determined for the overpower function. The value for R_{aux2} can be chosen to provide the correct protection level for the OVP.

$$V_{auxiliary_winding} = \frac{N_{aux}}{N_O} \times V_O \quad (12)$$

$$V_{AUX} = \frac{R_{aux2}}{R_{aux1} + R_{aux2}} \times V_{auxiliary_winding} = \frac{R_{aux2}}{R_{aux1} + R_{aux2}} \times \frac{N_{aux}}{N_O} \times V_O \quad (13)$$

Example:

- $N_{aux} = N_O$
- $R_{aux1} = 47 \text{ k}\Omega$
- $V_{O(ovp)} = 25 \text{ V}$
- $V_{AUX(ovp)} = 3 \text{ V}$

Solving the equation above for R_{aux2} :

$$R_{aux2} = \frac{V_{AUX} \times R_{aux1}}{\frac{N_{aux}}{N_O} \times V_O - V_{AUX}} = \frac{3 \times 47 \times 10^3}{(1 \times 25) - 3} \approx 6.4 \text{ k}\Omega$$

3.9 Primary current sensing

The voltage across series resistor R_{sense} measures the primary current through the MOSFET switch. The ISENSE pin senses this voltage. In general, the peak level measured provides information about the power level.

The information about the input voltage (sensed by the AUX pin) and the current (sensed by the ISENSE pin) determines the maximum power level.

The converter power levels are set using the R_{sense} resistor value. During start-up and operation, the voltage on the ISENSE pin is used to decide when to switch off the MOSFET. It is also used to detect the various states of conversion.

3.9.1 Soft start

During soft start, the switch-off level on the ISENSE pin increases from zero to 510 mV (in 15 steps) in 3.6 sec. This increase minimizes stress and audible noise during supply turn-on.

Figure 26 shows an example of the I_{pk} behavior during start-up.




Figure 26. I_{pk} during soft start

The signal on the input of ISENSE is shown. It reflects the current, flowing through the R_{sense} resistor. It clearly shows the step-wise increase of I_{pk} until it reaches the maximum level.

3.9.2 OverPower Protection (OPP) counter

When the voltage on the ISENSE pin exceeds the overpower protection level (510 mV), the overpower counter is started. Depending on the input voltage compensation set on the AUX pin (see Section 3.8.3), the protection level can be lower for higher voltages. When the counter has finished, a safe restart is performed after 1000 ms. The counter delay time is 40 ms during start-up and 200 ms during operation. The shorter OPP counter timing during start-up reduces the input power during the output short circuit and repetitive restarts.

When V_{ISENSE} is lower than the protection level during one cycle, the overpower counter is reset.

When the reference voltage on the ISENSE pin is close to the protection level, the generated continuous average output power can be higher than the expected power. Due to variations of the ISENSE voltage over time, the counter can sometimes be reset.


3.9.3 OPP and UnderVoltage LockOut (UVLO) on the VCC pin

When the load increases to exceed the OPP level, the output voltage decreases. As a result, the voltage on the VCC pin drops as well. The UVLO protection can be triggered before the OPP counter has reached 200 ms (or 40 ms during start-up). To obtain the same behavior in an overpower situation (whether UVLO is triggered or not), the system enters the safe restart mode when overpower and UVLO is detected. The OPP counter value is ignored.

3.9.4 ISENSE pin accuracy

To ensure good quality information measured on the ISENSE pin, a leading-edge blanking is included. Parasitic capacitance can cause spikes, which trigger the peak current comparator prematurely. The ISENSE input is internally blanked the first 325 ns of each switch-on cycle.

A time delay exists between when the voltage level on the ISENSE pin reaches the MOSFET switch-off value and when the MOSFET is switched off ($t_{PD(sense)} = 120\text{ ns}$). During that time, the primary current increases. The primary current increase during the delay period depends on the di/dt slope. The di/dt slope depends on the mains voltage. So, the resulting peak current in the converter partly depends on the mains voltage as well.



Under extreme conditions, di/dt can also rapidly increase because the transformer starts to saturate. The di/dt slope depends on the transformer and converter design. These saturation conditions must be avoided because the converter operation is unpredictable.

3.9.5 ISENSE pin reference levels modulated by input voltage

During high output power conditions, the voltage ripple on the input voltage of the flyback converter has an impact on the compensation function of the AUX and ISENSE pins. Because the rectified mains voltage generates the input voltage, the bulk capacitor shows a ripple voltage when the output power is high. The result is that the average overpower levels are slightly lower at the lowest mains voltage or when a smaller value of the bulk capacitor is used.

3.10 Protections

The TEA19363 comes in two versions. The TEA19363T performs a safe restart for OTP and OVP. The TEA19363LT enters latched state when OTP and/or OVP occurs.

When a protection is triggered, the controller stops switching. The VCCH and VCCL pins are not supplied anymore. To perform a safe restart in a controlled way or to keep the IC in latched state, the internal current source on the HV pin keeps the VCCL level above the critical level.

Table 5. Protections overview

Protection	Delay	Action		V _{CC} regulated
		TEA19363T	TEA19363LT	
AUX open	no	wait until the AUX pin is connected	wait until the AUX pin is connected	no
brownout	30 ms	wait until $V_{mains} > V_{brownin}$	wait until $V_{mains} > V_{brownin}$	yes
maximum on-time	no	safe restart 1000 ms	safe restart 1000 ms	yes
OTP internal	no	safe restart 1000 ms	latch	yes
OTP via PROTECT pin	2 ms to 4 ms	safe restart 1000 ms	latch	yes
OVP VCCL pin	4 cycles	safe restart 1000 ms	latch	yes
OVP via AUX pin	4 cycles	safe restart 1000 ms	latch	yes
overpower compensation	no	via AUX pin; cycle-by-cycle	via AUX pin; cycle-by-cycle	-
overpower timeout	40 ms (start-up)	safe restart 1000 ms	safe restart 1000 ms	yes
	200 ms (normal)			
overpower and UVLO	no	safe restart 1000 ms	safe restart 1000 ms	yes
OCP	blanking time	cycle-by-cycle	cycle-by-cycle	no
UVLO	no	wait until VCCL voltage $> V_{startup}$	wait until VCCL voltage $> V_{startup}$	yes

3.10.1 Safe restart sequence

If a protection is triggered and the system enters the safe restart mode, the system stops switching and restarts after an internally fixed period of 1000 ms. When the converter is not switching, the HV current source supplies the VCCL pin to 14.9 V. At restart, the system continues as in the normal start-up sequence.

3.10.2 Latched operation

When a protection triggers the latched mode, the IC stops switching and enters the latched state. The voltage on the VCCL pin is continuously regulated to the $V_{startup}$ level (14.9 V) via the HV current source. As long as the AC voltage remains, the system remains inactive and does not switch.

The only possibility to restart the system is to remove the mains for a short time. To reset the latched condition, the voltage on the VCCL pin must drop below the reset voltage V_{rst} (8.65 V).

To ensure a quick reset of the system when the mains is unplugged, a fast latch reset is implemented. [Figure 28](#) explains the principle.




Figure 28. Fast latch reset

When the latched protection mode is triggered, an internal current source ($I_{CC(dch)}$) quickly discharges the voltage on pin VCCL to $V_{restart}$ level (11 V). When $V_{restart}$ is reached, the voltage on the VCCL pin is regulated toward $V_{startup}$ (14.9 V) via the HV pin and kept on that level. When disconnecting the mains, the only delay time is the discharge time from $V_{startup}$ to V_{rst} (8.65 V). When a total capacitance of 10 μ F is used on VCCH and VCCH pins, the fast latch reset time is < 0.6 s.

3.10.3 Brownout

Brownout is discussed in [Section 3.5.2](#).

3.10.4 Maximum on-time

To prevent extreme power under fault conditions, the controller limits the driver on-time for the external MOSFET to 55 μ s. When the on-time exceeds 55 μ s, the IC stops switching and enters a safe restart cycle. Normally, the on-time is never reached unless there is a fault condition.

3.10.5 OverTemperature Protection (OTP)

3.10.5.1 Internal OTP

When the internal temperature of the IC exceeds 140 °C, a safe restart is initiated. The temperature has to drop at least 10 °C before a restart is allowed.

3.10.5.2 OTP via the PROTECT pin

To provide overtemperature protection, an external temperature sensor can be connected to the PROTECT pin. Normally, an NTC resistor with a large value is used for good accuracy. During normal operation, the PROTECT pin delivers a current of 74 μ A flowing out of the pin. When the voltage on the pin drops below 0.50 V, the protection is triggered. It forces a safe restart. To allow a restart, the voltage level on the PROTECT pin must exceed 0.55 V.

When the voltage on the PROTECT pin exceeds 1.45 V, the internal current source is pinched off. When not used, connecting a capacitor on the PROTECT pin ensures that the capacitor is charged to 1.45 V. It is kept on that voltage, which disables the protection. A value of 10 nF works fine for this purpose.

3.10.6 OverVoltage Protection (OVP)

3.10.6.1 OVP on the VCCL pin

The VCCL pin can withstand a continuous 45 V. When the voltage on the VCCL pin exceeds 48 V, switching is stopped to protect the pin. To prevent erroneous triggering of the protection, the overvoltage must be present for 4 switching cycles.

3.10.6.2 OVP via the AUX pin

The OVP via the AUX pin is described in [Section 3.8.4](#).

3.10.7 OverPower Protection (OPP)

OPP is described in [Section 3.9.2](#) and [Section 3.9.3](#). The OPP input voltage compensation is described in [Section 3.7.3](#).

4.1 Input section

A fuse (F1) prevents fire hazards that can be associated with unintended failure of components on the primary side of the application. A simple common-mode choke (L1) provides elementary filtering of unwanted EMI. The common-mode choke is preferably constructed in such a way that it includes some (controlled) leakage inductance. The leakage inductance can serve as a differential mode filter component without adding extra ohmic losses to the filtering circuit. Using the layout and the component placement, make sure that L1 does not pick up too much magnetic stray field of the transformer. X-capacitor C23 completes the filter on the mains side. An additional differential mode filter (PI-filter) is found after the rectifier bridge. It consists of capacitors C1, C2, C3, C16, inductor L3, resistor R39, and ferrite bead FB2. FB2 is a small ferrite bead that plays a role in high-frequency noise suppression. Capacitors C1, C2, and C3 also operate as the buffer capacitors for the bus voltage (V_{bus}).

The HV pin of the TEA19363 IC is supplied via two diodes with a resistor in series connected to the input of the diode bridge. To protect the HV pin against oscillations or voltage peaks during surge, connect these branches as close as possible to the input of the diode bridge. Resistors R41 and R42 should have the same value, preferably equal to or close to the resistor R36 value. The series resistance of R41 and R36 (R42 and R36) sets the brownin and brownout levels. Two resistors in series are also used to withstand the maximum DC voltage (375 V). For these resistors, 1206 SMD types with a voltage rating of 200 V can be used.

4.2 VCC supply voltage

Two auxiliary windings on the transformer provide the supply voltage for the internal operation of the TEA19363. For optimal efficiency and lowest standby power, design the VCCH auxiliary winding voltage to keep VCCL above 12.5 V in a no-load condition at $V_{out} = 5$ V (default start-up condition for USB-PD). Check this requirement for all AC input voltages. It is important to keep the voltage on the VCCL pin well above $V_{restart}$ (11 V) in a no-load condition. When the voltage on the VCCL pin drops to below $V_{restart}$, additional strokes are made to increase it to 11 V. These additional strokes increase the output voltage. The increasing output voltage increases the optocurrent on the secondary side and the control current on primary side. The increasing optocurrent and control current increases the input power during no load with several mW.

When lower output voltages (e.g. 3 V) are also permitted for charging in current mode, check that VCCH is high enough to keep VCCL above 12.5 V under all required operating conditions at that output voltage.

Simply calculating the number of turns from the auxiliary windings cannot determine the voltage levels of the VCCH and VCCL pins (see [Figure 30](#)).




Figure 30. Peak rectification increases the VCCH/L voltage

Due to the ringing and peak rectification of the diode from the auxiliary winding to the VCCH/VCCL pins, the supply voltage can be much higher than expected from calculating the number of turns. The higher I_{pk} , the greater the ringing amplitude and the increase of the VCCH/VCCL voltage. A ratio of a factor 2 of the VCCH/VCCL voltage between burst mode (no load) and full load is not uncommon.

With faster rectifier diodes, the ratio between the supply voltages at burst no load and full load increases, because the peak rectification operation of these fast diodes is very good.

However, when covering a wide V_{out} range (e.g. 5 V to 20 V) and the voltage rating becomes tight, it is possible to use a slow diode for rectification. Because the slow diode conducts longer in reversed operation, the VCCH/VCCL capacitor damps the ringing. The damping reduces the VCCH/VCCL voltage increase for higher loads. The use of a slow diode for rectification causes some marginal efficiency loss. Standard mains diodes are suited for this purpose.

Finally, to tune the peak rectification more accurately, a fast diode with a small capacitor in parallel can be used.

When a limited output voltage range is required, only the VCCL pin can be used. In that case, use a 10 μF capacitor on the VCCL pin and connect the VCCH pin to the VCCL pin. Only one auxiliary winding is required for the supply.

When the VCCH pin and the VCCL pin are used, the capacitor on the VCCH pin must be 10 μF . The capacitor on the VCCL pin may range from 1 μF to 10 μF . A higher capacitance on the VCCL pin can achieve a slightly better no-load performance.

Place the VCCH/VCCL capacitors close to the pins. If that is not possible, put a 100 nF decoupling capacitor close to the pins.

4.3 I_{pk} current sensing

The peak current in the primary switch and in the primary inductance of the transformer is measured as the voltage across the parallel circuit of resistors R26 and R32. Putting two resistors in parallel eases tuning of the correct value and makes using smaller size SMDs possible. To minimize pickup of unwanted noise, place the filter, consisting of R21 and C19, as close to the ISENSE pin as possible.

4.4 MOSFET driver

The driver must be optimized for the used MOSFET. Driving the MOSFET too hard or too softly causes efficiency loss. For a flyback in DCM, switch-on must not be too fast. However, switch-off must be fast. Switch-on behavior is tuned using resistors R28 and R29. Their series resistance and the gate capacitance determine the speed of switch-on. The value of resistor R29 is chosen to balance efficiency and EMI. Resistor R28 mainly determines the switch-off speed, which is optimized for efficiency. Do not connect the driver directly to the MOSFET gate.

4.5 AUX pin

A resistive divider is connected to the AUX pin. The top of the resistive divider must be connected to one of the auxiliary windings, which provide the IC supply. In [Figure 29](#), the signal that feeds to the AUX pin comes from the VCCH auxiliary winding. In that case, resistor R37 must be redimensioned accordingly. This resistor determines the mains compensation for the OPP level. The resistive divider and resistor R35 set the level for OVP (see [Section 3.8](#) for details).

4.6 Feedback section

Avoid any noise and disturbance to the signal connected to the CTRL pin. The signal route from the optocoupler to the CTRL and GND pin must consist of two PCB tracks that are as short as possible. They must be routed next to each other, perfectly in parallel and without branches, other components, or current paths. Place capacitor C20 close to the CTRL pin and preferably across the two tracks coming from the optocoupler. Capacitor C20 and the internal resistance of the CTRL pin (1.5 k Ω) create an additional pole, which improves the loop stability.

4.7 PROTECT pin

The PROTECT pin is mostly used to provide a system OTP. When the voltage on the pin is lower than 1.45 V, a current of 74 μ A flows out of the pin. The circuit is designed to use a 100 k Ω NTC (RT1). The exact temperature at which the PROTECT pin is triggered, can be tuned with the series resistor R27. When the voltage drops to below 0.50 V, the protection is triggered. When the voltage increases to exceed 0.55 V, the protection is cleared. To avoid any pickup of noise or disturbance, place capacitor C18 and resistor R27 close to the PROTECT pin.

The PROTECT pin can also be used for any other external protection. When the PROTECT pin is pulled down, switching stops. When the PROTECT pin is not pulled low any more, a safe restart initiates normal operation again.

When the PROTECT pin is not used, only connect a 1 nF to 10 nF capacitor close to the pin. The internal current source charges the capacitor to 1.45 V at start-up. The internal current source is then pinched off, which minimizes power consumption.

4.8 HV pin

Ensure that resistors R36 and R38 can withstand the maximum voltage at the highest mains input. The maximum DC voltage at capacitor C1 is 375 V, so resistors R36 and R38 must have a rating of at least 200 V. For the layout, the track from the HV pin with the resistors must not cross or come close to tracks leading to the PROTECT pin, the CTRL pin, or the AUX pin. When the HV pin track crosses or is routed near these tracks, crosstalk that originates from the very steep edges of the measuring pulses of the HV pin can cause a regulation disturbance.

4.9 Snubber section

To limit the overshoot of the ringing as a result of the primary to secondary stroke commutation, capacitor C15, resistors R21 and R22, and diode D4 constitute a clamp circuit. For proper working of the clamp, Diode D4 must be a slow type. Mains rectifier diodes are suited for this purpose. If necessary, the damping of the ringing can be controlled using resistor R22. Resistor R22 can be omitted in the circuit (use a short instead). Capacitor C15 and resistors R21 and R22 must have proper voltage ratings. When the leakage inductance (L_{lk}) of the transformer T1 is known, the voltage rating of these components can be calculated with [Equation 14](#):

$$\frac{1}{2} \times L_{lk} \times I_{pk}^2 = \frac{1}{2} \times C15 \times V_{snub}^2 \tag{14}$$

which essentially results in:

$$V_{snub} = \sqrt{\frac{L_{lk}}{C15}} \times I_{pk} \tag{15}$$


Where:

- V_{snub} is the voltage that the snubber components capacitor C15 and resistors R21 and R22 must support
- L_{lk} is the maximum leakage inductance of the transformer
- I_{pk} is the highest peak current that can occur in the primary winding of the transformer
This value must be:

$$\frac{0.51}{R26 // R32} = \frac{0.51 \times (R26 + R32)}{R26 \times R32}$$


5 PCB layout aspects

Some PCB layout recommendations are given in this section. As an example, the layout of the 25 W USB-PD board of [Section 4](#) is shown. Focus is on the left-hand side of the board where the primary side of the SMPS application resides. On the right-hand side of the PCB, the secondary side of the SMPS is implemented. In this case, the secondary side uses synchronous rectification driven with a TEA1993 SR controller. A TEA1905 USB-PD type C controller handles the interface the USB type C connector and the feedback to the primary side via the optocoupler.



aaa-024608

Figure 31. Top copper and top silk screen



aaa-024609

Figure 32. Bottom copper and top silk screen (mirrored)

5.1 High current, high-frequency current loops

It is very important that the high-current and the high-frequency current loops are small. The enclosed area of the current loop, must be minimal. PCB traces must be as short as possible. Failing to meet this guideline may have adverse consequences for EMI emissions. They may also result in a higher than necessary susceptibility to induced EMI.

On the primary side, the main high-current/high-frequency current loop is the primary stroke loop. That loop follows the path $C16 \rightarrow T1 \rightarrow Q1 \rightarrow R26//R32 \rightarrow C16$. The negative electrode of capacitor C16 is the GND star point (see [Section 5.6](#)) on the primary side.

The main secondary stroke current loop is on the secondary side of this application. However, the snubber loop, which is also active during the secondary stroke does also carry a relatively high-current/high-frequency signal. Keep the loop $T1 \rightarrow D4 \rightarrow R15//R21 \rightarrow R22 \rightarrow T1$ small as well.

5.2 Lower current, high-frequency loops

The lower-current/high-frequency loops are less important. Keeping these loops small and the tracks short as well is beneficial for the application.

The most important of the lower-current/high-frequency loops is the MOSFET gate drive loop. That loop follows the path C17 → U4 → R28 → R29//D8 → Q1 → R26//R32 → C17.

Two additional lower-current/high-frequency loops are the VCCL loop and the VCCH loop:

- VCCL loop: T1 → D7 → C17 → T1
- VCCH loop: T1 → D25 → D6//R25 → C4 → T1
A short often replaces D6//R25, reducing the loop to T1 → D25 → C4 → T1.

5.3 Sensitive signals

The signals that are connected to the ISENSE pin, the AUX pin, the CTRL pin, and the PROTECT pin are relatively low-amplitude signals. High-amplitude signals that have their origin in other nodes of the SMPS application can easily influence them. For that reason, take some measures that prevent the influence on these sensitive signals.

- The ISENSE pin has a relatively low-impedance connection (via R31) to an even lower impedance node (the R26//R32 sense resistors). So, the ISENSE pin is already immune to induced noise. Nevertheless, mount capacitor C21 very close to the TEA19363 ISENSE pin and the GND pin. Resistor R31 must have a very short connection to the ISENSE pin. If the trace leading to the R26//R32 sense resistors is slightly longer, that is fine.
- Place resistors R35 and R37 very close to the TEA19363 AUX pin. If capacitor C22 is mounted, place it also very close to the AUX pin. In addition, resistor R35 must have a short connection to the TEA19363 GND pin. The PCB traces between resistor R37 and transformer T1 and between the TEA19363 GND pin and T1 are probably slightly longer, which is not a problem. However, these two traces must run in parallel and the enclosed area within the traces must be minimal. The latter causes the signal fed to the AUX pin to be less susceptible to magnetically induced disturbances.
- The TEA19363 CTRL pin is a current controlled input. Nevertheless, resistor R33 and capacitor C20 must be mounted close to the CTRL pin and the GND pin. The traces fed to the emitter and collector pins of the U3 optocoupler must run in parallel. The enclosed area within the traces must be minimal. The GND connection of the optocoupler must not be combined with any other signal. The optocoupler must have its own connection to the TEA19363 GND pin.
- Capacitor C18 must be mounted close to the TEA19363 PROTECT pin and GND pin. Mount resistor R27 close to the PROTECT pin also. It minimizes the amount of copper connected to the PROTECT pin and reduces the potential amount of capacitive (dV/dt) crosstalk to that pin. Thermistor RT1 is potentially mounted remotely. The PCB track from resistor R27 and the GND track leading to RT1 must run in parallel. The enclosed area within the traces must be minimal.

5.4 Noisy signals

The TEA19363 application produces noise in several locations in the circuit. That noise can either be voltage (dV/dt) noise or current (dI/dt) noise. Taking placement and layout precautions can prevent that the noise influences the operation of other parts of the TEA19363 circuit and other appliances through the emission of EMI.

Voltage (dV/dt) noise is coupled to other nodes in the circuit capacitively. The main high dV/dt nodes are:

- The drain node of MOSFET Q1 (the 'hot' side of the primary winding of transformer T1)
- The anode node of diode D5 (the 'hot' side of T1 VCCH auxiliary winding)
- The anode node of diode D7 (the 'hot' side of T1 VCCL auxiliary winding)
- The TEA19363 DRIVER pin
- The TEA19363 HV pin

Ensure that copper areas and traces associated with these nodes cannot cause crosstalk to sensitive nodes. Commonly used approaches would be:

- To keep these nodes away from sensitive nodes
- To minimize the copper area attached to these nodes
- To shield the nodes through a low-impedance (for example GND or a 'hard' fixed voltage) copper plane or trace

In this respect:

- Place MOSFET Q1 close to transformer T1
- Place diodes D5 and D7 close to transformer T1
- Try to keep the path from transformer T1 to R37//C22 short; R37//C22 must also be close to the TEA19363 AUX pin because of the sensitivity of the AUX pin node
- Place resistors R18 and R29 and diode D8 close to the TEA19363 DRIVER pin
Try to keep the total length of the path from the DRIVER pin to the MOSFET Q1 gate short
- Place resistors R36 and R38 close to the TEA19363 HV pin
It is not a problem when the path from the rectified mains voltage to resistor R38 is slightly longer. The reason is that the voltage at that node is a relatively 'fixed' (or low dV/dt) voltage

Current (dI/dt) noise is inductively coupled to other nodes in the circuit. The high dI/dt current loops are described in [Section 5.1](#) and [Section 5.2](#). To limit inductive coupling:

- Keep all high dI/dt loops small
Preferably the traces are kept short. More importantly, the enclosed area within the loop must be minimized (keep feeding and return traces in parallel). Sometimes, it is possible to lay out a current loop as an 8-pattern. In that case, the magnetic field caused by the upper half of the 8 and the magnetic field caused by the lower half of the 8 partially cancel each other out at a slightly greater distance. In this way, magnetic stray field is reduced. Keep the track from the HV pin away from tracks to the CTRL pin, AUX pin, and PROTECT pin.
- Place the inductive filtering components L1 and L3 such that the magnetic stray field from transformer T1 does not couple to L1 and L3
Using shielded magnetic components reduces susceptibility. However, placing the typical magnetic field patterns of the T1, L1, and L3 components perpendicularly, leads to minimized coupling. Taking the right precautions helps to achieve the EMI requirements of the application.

- Ensure that a high di/dt trace or current path does not run close to and in parallel with a sensitive current path
Especially applicable to the sensitive current path that connects the optocoupler to the TEA19363 CTRL and GND pins. When two PCB traces (or current paths) are perpendicular, there is no inductive coupling in theory. In practice, the inductive coupling is minimized.

5.5 GND shield

Most connections between components are made on the bottom side of the PCB. Usually, most SMD components are mounted on the bottom side of the PCB. When a double-sided PCB is used, a major part of the copper that is available on the top side of the PCB can be used as a GND shield. The GND shield ‘absorbs’ high dV/dt noise. It limits the propagation of self-induced and externally induced noise to sensitive nodes.

A copper plane also helps to spread the heat that is dissipated in various components (mainly Q1, T1 and in some respects diodes D9, D10, D11, and D12). In that sense, the GND shield is also a relevant aspect in thermal management.

Important aspects of the GND shield are:

- The GND copper plane must not conduct current; especially, high-frequency high-amplitude currents must not flow in the GND shield
- The GND shield must have a single ground connection to the GND star point; ground loops through the GND shield must be avoided
- The GND shield must not be taken as a reference plane for a sensitive signal like the ISENSE signal, the AUX signal, the CTRL signal, or the PROTECT signal

5.6 GND star point

The GND star point is at the negative electrode of capacitor C16.




Figure 33. The GND star point

The following components must have their own (not combined) short connection to the GND star point:

- The parallel circuit of sense resistors R26//R32
- The TEA19363 GND pin

Longer connections to the GND star point are allowed for:

- The negative electrode of capacitor C3
The negative electrodes of capacitors C1 and C2, as well as the anodes of diodes D9 and D12 (rectifier bridge) must be connected to the negative electrode of capacitor C3. Do not connect them directly to the GND star point.
- The connection to the Y-capacitor CY1 (via resistor R24)
- The GND shield (see [Section 5.5](#))

The following components must have their (individual) connections to the TEA19363 GND pin. Do not connect them directly to the star point. Although, when the TEA19363 GND pin is very close to the star point, there may be little difference:

- Noise suppression capacitor C21
- Resistor R35
- Capacitor C18
Thermistor RT1 is preferably connected to the negative terminal of capacitor C18 and not directly to the TEA19363 GND pin
- Capacitor C20
The emitter of the U3 optocoupler is preferably connected to the negative terminal of capacitor C20 (via resistor R40) and not directly to the TEA19363 GND pin
- The 'cold' terminal of the T1 auxiliary windings
- Bulk capacitors C4 and C17
Generally, connecting the T1 'cold' terminal and the C4 and C17 bulk capacitors to the star point is not a problem. When the connection between the TEA19363 GND pin and the star point is very short, the two points are the same. So, discriminating between the star point and the TEA19363 GND pin. is not necessary.

6.3 Single variable output voltage

Figure 36 shows the USB PD SMPS. A TEA1993T-based synchronous rectifier rectifies the output voltage from the transformer. A TEA1905 USB PD controller negotiates the output voltage with the load. It switches the output voltage when required. It feeds the proper control signal to the optocoupler. In this way, the TEA19363 controller is 'instructed' to produce the right amount of power.




Figure 36. Typical variable output voltage USB PD SMPS

7 Abbreviations

Table 6. Abbreviations

Acronym	Description
BCM	Boundary Conduction Mode
CC	Constant Current
CMN	Common-Mode Noise
CV	Constant Voltage
DCM	Discontinuous Conduction Mode
EMI	ElectroMagnetic Interference
FFM	Fixed-Frequency Mode
FRM	Frequency Reduction Mode
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor
OPP	OverPower Protection
OTP	OverTemperature Protection
OVP	OverVoltage Protection
QRM	Quasi-Resonant Mode
SR	Synchronous Rectification
SMPS	Switched Mode Power Supply
UVLO	UnderVoltage LockOut

8 References

- 1 **TEA19363T data sheet** GreenChip SMPS primary side control IC with fixed frequency operation; 20116, NXP Semiconductors.
- 2 **TEA19363LT data sheet** GreenChip SMPS primary side control IC with fixed frequency operation; 2016, NXP Semiconductors.

9 Legal information

9.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

9.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product

design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

9.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

GreenChip — is a trademark of NXP B.V.

Contents

1	Introduction	3	3.10.5.2	OTP via the PROTECT pin	39
2	Features and applications	3	3.10.6	OverVoltage Protection (OVP)	39
2.1	General features	3	3.10.6.1	OVP on the VCCL pin	39
2.2	Green features	4	3.10.6.2	OVP via the AUX pin	39
2.3	Protection features	4	3.10.7	OverPower Protection (OPP)	39
2.4	Applications	4	4	Circuit design aspects	40
3	Functional description	5	4.1	Input section	41
3.1	Application - primary side	5	4.2	VCC supply voltage	41
3.2	Pinning	7	4.3	Ipk current sensing	42
3.2.1	Pin configuration	7	4.4	MOSFET driver	43
3.2.2	Pin descriptions	7	4.5	AUX pin	43
3.3	Operating modes	11	4.6	Feedback section	43
3.3.1	Flyback operating modes control	14	4.7	PROTECT pin	43
3.3.1.1	CTRL pin during FR DCM, FF DCM, and QR modes	14	4.8	HV pin	44
3.3.1.2	CTRL pin during burst mode	14	4.9	Snubber section	44
3.3.1.3	CTRL pin provisions load steps	15	5	PCB layout aspects	45
3.3.2	Quasi-Resonant (QR) mode	15	5.1	High current, high-frequency current loops	46
3.3.3	Fixed-Frequency Discontinuous Conduction Mode (FF DCM)	16	5.2	Lower current, high-frequency loops	47
3.3.4	Frequency Reduction Discontinuous Conduction Mode (FR DCM)	17	5.3	Sensitive signals	47
3.3.5	Burst mode	17	5.4	Noisy signals	48
3.3.6	Loop gain and burst period	20	5.5	GND shield	49
3.4	TEA19363 start-up and supply	21	5.6	GND star point	49
3.4.1	Start-up with the HV current source	21	6	Secondary side implementations - various options	51
3.4.2	Supply protection	23	6.1	Single fixed output voltage	51
3.5	Mains voltage detection	25	6.2	Multiple fixed output voltages	52
3.5.1	Brownin	25	6.3	Single variable output voltage	53
3.5.2	Brownout	26	7	Abbreviations	54
3.6	X-capacitor discharge	27	8	References	54
3.7	TEA1936T MOSFET driver	29	9	Legal information	55
3.8	Auxiliary windings	30			
3.8.1	Demagnetization detection	31			
3.8.2	Valley detection	31			
3.8.3	Input voltage sensing for compensation	31			
3.8.4	Output voltage sensing for OverVoltage Protection (OVP)	34			
3.9	Primary current sensing	35			
3.9.1	Soft start	35			
3.9.2	OverPower Protection (OPP) counter	35			
3.9.3	OPP and UnderVoltage LockOut (UVLO) on the VCC pin	36			
3.9.4	ISENSE pin accuracy	36			
3.9.5	ISENSE pin reference levels modulated by input voltage	37			
3.10	Protections	37			
3.10.1	Safe restart sequence	38			
3.10.2	Latched operation	38			
3.10.3	Brownout	39			
3.10.4	Maximum on-time	39			
3.10.5	OverTemperature Protection (OTP)	39			
3.10.5.1	Internal OTP	39			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.