MC56F83XXX_0N64Y

Mask Set Errata



Mask Set Errata for Mask 0N64Y

Revision History

This report applies to mask 0N64Y for these products:

- MC56F83XXX
- MC56F83XXXA

Table 1. Revision History

Revision	Date	Significant Changes
3	2/2023	The following errata were added.
		• ERR051374
		The following errata were revised.
		• ERR050309
		• ERR050246
2	7/2020	The following errata were removed.
		• ERR050273
1	4/2020	Add MC56F83XXXA part.
		The following errata were revised.
		• ERR050246
0	4/2020	Initial Revision

Errata and Information Summary

Table 2. Errata and Information Summary

Erratum ID	Erratum Title
ERR050194	QTMR: Overflow flag and related interrupt cannot be generated when the timer is configured as upward count mode
ERR050246	FlexCAN: Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used
ERR050274	USB: USB RAM reads immediately following writes may return incorrect data
ERR050307	ADC: ADC may malfunction in once sequential mode when sample 0~15 are disabled and sample 16 is configured as ADCB temperature sensor or ADCB analog input for on-chip generated signals
ERR050308	ADC: ADCB may malfunction when independent parallel mode is used and differential mode is enabled for any channel of ADCB
ERR050309	ROM: Some registers are not restored to their reset values after ROM code execution.
ERR051374	PWM fault may work abnormally when the fault signal is very narrow

Known Errata

ERR050194: QTMR: Overflow flag and related interrupt cannot be generated when the timer is configured as upward count mode

Description

1. Overflow flag and related interrupt cannot be generated successfully in upward count mode.

2.When TMR_CTRL[OUTMODE] is set to 110b, OFLAG output is not cleared on counter rollover when the timer counts upward.

Workaround

For item 1, using compare interrupt instead of overflow interrupt by setting compare value to 0xFFFF. The compare interrupt has the same timing effect as overflow interrupt in this way.

For item 2, there is no workaround.

ERR050246: FlexCAN: Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used

Description

If the Code Field of a Receive Message Buffer is corrupted it may deactivate the Message Buffer, so it is unable to receive new messages. It may also turn a Receive Message Buffer into any type of Message Buffer as defined in the Message buffer structure section in the device documentation.

The Code Field of the FlexCAN Receive Message Buffers (MB) may get corrupted if the following sequence occurs.

1- A message is received and transferred to an MB (i.e. MBx)

2- MBx is locked by software for more than 20 CAN bit times (time determines the probability of erratum to manifest).

3-SMB0 (Serial Message Buffer 0) receives a message (i.e. message1) intended for MBx, but destination is locked by the software (as depicted in point 2 above) and therefore NOT transferred to MBx.

4- A subsequent incoming message (i.e. message2) is being loaded into SMB1 (as SMB0 is full) and is evaluated by the FlexCAN hardware as being for the FIFO.

5- During the message2, the MBx is unlocked. Then, the content of SMB0 is transferred to MBx and the CODE field is updated with an incorrect value.

The problem does not occur in cases when only Rx FIFO or only a dedicated MB is used (i.e. either RX MB or Rx FIFO is used). The problem also does not occur when the Enhanced Rx FIFO and dedicated MB are used in the same application. The problem only occurs if the FlexCAN is programmed to receive in the Legacy FIFO and dedicated MB at the same application.

Workaround

This defect only applies if the Receive FIFO (Legacy Rx FIFO) is used. This feature is enabled by RFEN bit in the Module Control Register (MCR). If the Rx FIFO is not used, the Receive Message Buffer Code Field is not corrupted.

If available on the device, use the enhanced Rx FIFO feature instead of the Legacy Rx FIFO. The Enhanced Rx FIFO is enabled by the ERFEN bit in the Enhanced Rx FIFO Control Register (ERFCR).

The defect does not occur if the Receive Message Buffer lock time is less than or equal to the time equivalent to 20 x CAN bit time.

The recommended way for the CPU to service (read) the frame received in a mailbox is by the following procedure:

1. Read the Control and Status word of that mailbox.

2. Check if the BUSY bit is deasserted, indicating that the mailbox is not locked. Repeat step 1) while it is asserted.

- 3. Read the contents of the mailbox.
- 4. Clear the proper flag in the IFLAG register.
- 5. Read the Free Running Timer register (TIMER) to unlock the mailbox

In order to guarantee that this procedure occurs in less than 20 CAN bit times, the MB receive handling process in software (step 1 to step 5 above) should be performed as a 'critical code section' (interrupts disabled before execution) and should ensure that the MB receive handling occurs in a deterministic number of cycles.

ERR050274: USB: USB RAM reads immediately following writes may return incorrect data

Description

When reading a USB RAM location immediately after a write to that location, incorrect results may be returned. This only occurs when 8-bit access to the USB RAM is performed.

Workaround

The workaround is to avoid using the USB RAM.

If the USB RAM has to be adopted, users must ensure one of the following prerequisites:

1) Do not perform 8-bit access to the USB RAM.

2) Insert a no-operation ("NOP") instruction (or other similar operation) between write to the location and read to the location. Note that it does not need to be (not recommended at all) coded at the assembly level, while it should be done at higher programming language levels (such as C, or C++).

ERR050307: ADC: ADC may malfunction in once sequential mode when sample 0~15 are disabled and sample 16 is configured as ADCB temperature sensor or ADCB analog input for on-chip generated signals

Description

When once sequential mode is enable by setting CTRL1[SMODE] to 000b, sample 0~15 are disabled by setting SDIS to 0xFFFF, sample 16 is enabled in SDIS2 register, and CLIST5[SAMPLE16] is set to 10b or 11b, ADC may malfunction with no data converted. The ADC state machine may halt in this case.

Workaround

Set CLIST5[SAMPLE16] to 00b or 01b in this case.

ERR050308: ADC: ADCB may malfunction when independent parallel mode is used and differential mode is enabled for any channel of ADCB

Description

ADCB may malfunction with wrong conversion results when two conditions are met: 1. CTRL1[SMODE] is set to once parallel (001b), loop parallel (011b) or triggered parallel (101b) mode, and CTRL2[SIMULT] is set to zero, which means independent mode; 2. There is differential pair enabled among ANB0~ANB7 by setting bit3 or bit2 of CTRL1[CHNCFG_L] or CTRL2[CHNCFG_H].

Workaround

There are two methods to avoid this issue in independent parallel mode: 1). Make sure all the inputs of ADCB are configured as single ended inputs. 2). Make sure the following three conditions are met: a). Enable sample 0 of ADCA by clearing bit 0 of SDIS register. b). Disable the additional on-chip sample slots by setting 0xF to SDIS2. c). Enable full differential mode for

sample 8~15 by setting bit2&3 of CTRL1[CHNCFG_L] and CTRL2[CHNCFG_H] while keeping bit2&3 of CTRL3[UPDEN_H] and CTRL3[UPDEN_L] cleared. Or enable unipolar differential mode for sample 8~15 by setting bit2&3 of CTRL1[CHNCFG_L] and CTRL2[CHNCFG_H] while keeping bit2&3 of CTRL3[UPDEN_H] and CTRL3[UPDEN_L] set.

ERR050309: ROM: Some registers are not restored to their reset values after ROM code execution.

Description

After ROM code execution, the program jumps to user's application, but some registers used in ROM are not restored to their reset values. These registers are TMRA_CSCTRL0, TMRA_CSCTRL1, CPU status register SR, I2C0_A1, I2C0_F, GPIOC_IENR, GPIOC_IPOLR and OCCS_CTRL.

Workaround

Set 0x0000 to TMRA_CSCTRL0, TMRA_CSCTRL1, I2C0_A1, I2C0_F, GPIOC_IENR and GPIOC_IPOLR, set 0x0300 to SR, set 0x0010 to OCCS_CTRL manually at the beginning of user's application. Add 6 NOPs after setting 0x0010 to OCCS_CTRL, and then clear OCCS_STAT[LOCI].

ERR051374: PWM fault may work abnormally when the fault signal is very narrow

Description

If the fault signal pulse width is narrower than a certain threshold, the protected PWM channels may generate a glitch, which occurs after the PWM channel outputs become inactive.

Workaround

(1) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 0, and FFILT[FILT_PER]=0, pulse width of fault signals must be larger than 6 PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.

(2) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 1, and FFILT[FILT_PER]=0, pulse width of fault signals must be larger than 3 PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.

(3) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 1, and FFILT[FILT_PER] has non-zero values, pulse width of fault signals must be larger than FILT_PER*(FILT_CNT+3)+6 PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.

(4) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 0, and FFILT[FILT_PER] has non-zero values, pulse width of fault signals must be larger than FILT_PER*(FILT_CNT+3)+9 PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. **Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2023.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 2/2023 Document identifier: MC56F83XXX_0N64Y