

## Freescale Semiconductor Errata

# MC34708, Silicon Errata

## Introduction

#### **Device Revision Identification**

This errata document applies to the following devices:

Package	Part Number	Silicon Revision	Part Marking	Die ID
13 x 13	MC34708VM	P2.4	MC34708VM	DA07N05D
8 x 8	MC34708VK	P2.4	MC34708VK	DA07N05D

#### Table 1. Silicon Revision

#### Device Build Information / Date Code

Device markings indicate build information containing the week and year of manufacture. The date is coded with the last four characters of the nine character build information code (e.g. "CTZW1025"). The date is coded as four numerical digits, where the first two digits indicate the year and the last two digits indicate the week. For instance, the date code "1025" indicates the 25th week of the year 2010.

#### **Device Part Number Prefixes**

Some device samples are marked with a PC prefix. A PC prefix indicates a prototype device which has undergone basic testing only. After full characterization and qualification, devices will be marked with the MC prefix.

#### **General Description**

This errata document applies to the MC34708 data sheet.

Errata Level	Meaning
High	Failure mode that severely inhibits the use of the device for all or a majority of intended applications.
Medium	Failure mode that might restrict or limit the use of the device for all or a majority of intended applications.
Low	Unexpected behavior that does not cause significant problems for the intended applications of the device.
Enhancement	Improvement made to the device due to previously found issues on the design.

Table 2.	Definitions	of Errata	Severity
		or <b>E</b> rrata	





#### Table 3. Errata for the MC34708

Errata Number	Erratum	System Impact	Description
High Sev	verity Level	·	
36	Charger: Charger function no longer supported	External charger required	Charger errata 20, 21, 24, 26, 27, 28, 29, 34, 19 are merged under this single errata. The charger functionality is no longer supported and therefore these prior errata are no longer applicable. <b>Workaround:</b> None. External charger recommended. <b>Fix Plan/Status:</b> No fix scheduled.
35	Coulomb Counter: Coloumb counter function no longer supported	Inaccurate readings on the coulomb counter registers by up to 50%	Coulomb counter accuracy may be off by up to 50% <b>Workaround:</b> None. If battery current sensing is required, a software solution using the ADC can be implemented. <b>Fix plan/Status:</b> No fix scheduled



Errata Number	Erratum	System Impact	Description
	Power Control: Thermal shutdown triggers when	Part will shutdown	Thermal shutdown is triggered inadvertently when inserting or removing a charger with the ADCEN bit enabled. It can also be triggered by performing an ADC reading, if the charger voltage (VBUS) < battery voltage (V <sub>BATT</sub> +600 mV).
	the ADCEN bit		Workarounds:
	361		Option 1 for silicon revisions prior to 2.4: Disable thermal shutdown with the following steps. 1. Keep ICTEST low
			<ol><li>Set bit 23 of the SW5_PWRSTAGE register to 1</li></ol>
			a.Write to the ID register address 7(decimal), 0x08_00_00.(Note: Bits [11:0] are read only if a read back will not return all zeroes)
			b Write to the SW5_PWRSTAGE register address 14(decimal)_0x80_00_7E
			c Write to the ID register address 7(decimal) 0x00 00 00
			<b>Option 2 for silicon revision 2.4 (recommended):</b> Use THERM110, THERM120, THERM125 and THERM130 interrupts to determine when the die is getting hot, and take action to prevent the die from overheating by reducing the processor frequency and tasks that are running. To do this configure the ADC for a conversion (reading) using the following procedure:
			1. Verify the ADC continuous read mode set ADCONT = 0.
			2. Configure channels to read on ADC, and set ADSTART bit = 0, and ADEN bit =1
9			3. Mask off THERM110, THERM120, THERM125, THERM130 interrupts (by writing a one to the THERM110M, THERM120M, THERM125M, THERM130M bits).
			<ol><li>Disable thermal foldback by setting THFB_EN = 0.</li></ol>
			5. Trigger ADC reading by setting ADSTART bit = 1.
			6. Wait for ADCDONEI bit = 1.
			Read ADC channel results.     Clear ADCDONEL interrupt by writing a one to ADCDONEL bit
			9. Set ADEN and ADSTART bits = 0 (clears the THERM1xxS bits).
			10. Clear THERM110, THERM120, THERM125, and THERM130 interrupt bits by writing a one to THERM110, THERM120, THERM125, and THERM130 interrupts (disregard these interrupts as they are triggered by the ADC thermal issue, disabling
			the ADC will revert the sense bits to where they should be).
			11. Enable thermal interrupts by clearing the mask bit, set the THERM110M, THERM120M, THEM125M, and THERM130 bits to a zero.
			12. Enable thermal fold back by setting THFB_EN = 1 (otherwise set THFB_EN=0).
			13. Repeat steps 1-11 for <b>ALL</b> ADC conversions.
			<b>NOTE:</b> If the THERM130 interrupt is triggered, try to reduce the power dissipation in the system by reducing the processor frequency and the tasks that are running. If the THERM130S bit is still set after a few seconds, shutdown the PMIC and the system by bringing the WDI pin low.
			Fix Plan/Status: No fix scheduled

#### Table 3. Errata for the MC34708 (Continued)



Errata Number	Erratum	System Impact	Description
High Sev	erity Level		
23	RTC: V <sub>SRTC</sub> drops out above 50 °C when V <sub>BATT</sub> is ~2.2 V.	In applications with a Li- lon battery, the RTC can be lost when the battery voltage drops to ~2.2 V. In applications where $V_{BATT}$ is driven by an external source, the RTC can be lost as the voltage transitions below the 2.2 V range during power down.	<ul> <li>There is an issue with the 'Best of Supply' switch, which powers VDDLP. During the change over from the primary power source to the coin cell, the VDDLP can dip to a voltage below the minimum voltage required to power the RTC.</li> <li>The VSRTC supply is derived from VDDLP, and therefore affects the RTC of the application processor, as well as the on-board RTC</li> <li>The 32 kHz clock to the processor's SRTC also drops out</li> </ul> <b>Workaround:</b> Figure 1 is the application circuit recommended for all applications where the RTC is used with a back-up coin cell attached to the MC34708. The LDO output is set to 1.5 V with a Schottky diode in series which keeps the voltage supplied to VDDLP below the VCOREDIG (1.5 V). <ul> <li>Add a low quiescent current 1.5 V LDO, supplied by the coin cell (LICELL pin).Recommended LDO: NCP4682/4685 or equivalent with a 1uA typical Iq.</li> <li>Add a low voltage Schottky diode (D1) to block the output capacitance (C3) of LDO.</li> <li>Use Schottky diodes D2 and D3, to create a 'Diode-OR' connection on the input of the LDO. If the LICELL, therefore D2 and D3 are no longer needed.</li> </ul> <b>Fix Plan/Status:</b> No fix scheduled
MC34708         J4       C1         J00pF       NCP4682/NCP4685         Schottky       Schottky         ILCELL       C2         VID       VOULP         GND       TOOPF         J00nF       C3         Figure 1. RTC Workaround Application Circuit			
	Mini USB: Wrong device	A device that is attached to the USB may not be	When a device is attached to the USB port the IC may detect the wrong device type.
30	type detection	detected properly.	<ul> <li>Workaround:</li> <li>When a USB device is detected, an attach interrupt will be generated. First clear the attach interrupt. Then issue a software reset to the mini USB by setting the RESET SPI bit in register 39 bit 4 to a one. The reset forces the mini USB module to go through the detection process again. When it has finished detecting the device, a new attach interrupt will be generated and the device type can be read via register 40.</li> <li>Fix Plan/Status: No Fix Scheduled</li> </ul>



Errata Number	Erratum	System Impact	Description		
31	LDO: Current limit and SCP are no longer supported.	Current limit may not engage, thus current may exceed safe conditions. SCP may not turn off the LDO when a short circuit event is present.	The current limit is too high for all LDOs and therefore fails to engage. The short circuit protection (SCP) will fail to shut down LDO due to random variation of the shutdown timing. This behavior is present on all LDOs. <b>Workaround:</b> None. Recommended to keep REGSCPEN=0. <b>Fix plan/Status:</b> No fix scheduled		
37	Buck Regulator: Regulator output undershoots in APS mode	Undershoot may violate processor's voltage requirements	In APS mode, the regulator output may undershoot for approximately 10 µs under transient loads of 1/2 of the max rated current. Output voltage may drop by as much as 160 mV. <b>Workaround:</b> SW1-5 must be operated in PFM mode for loads lower than 100 mA and in PWM mode for loads greater than 100 mA, in order to meet the transient load response specification. <b>Fix plan/Status:</b> No fix scheduled		
38	Power Up: Part does not power up correctly at a high temperature (> 85 °C)	System may not startup correctly	<ul> <li>When starting up with a high junction temperature, VCOREREF may be delayed in coming up, resulting in slow startup of all the regulators. Additionally, VSRTC may be stuck at a lower voltage.</li> <li>Workaround: See Figure 1. The 'Diode-OR' connection on the input of the LDO is optional. If LICELL is always present in the system, the LDO input can be directly connected to LICELL.</li> <li>Fix plan/Status: No fix scheduled</li> </ul>		
Medium	Medium Severity Level				
5	Coin cell: Extra current draw on coin cell	The coin cell will discharge faster when the battery voltage is between 1.2 V and 2.0 V.	The battery current spikes up to 212 mA, when BP is ~ 2.0 V (coin cell transition threshold) and the coin cell draws an extra 16 $\mu$ A of current. <b>Workaround:</b> None <b>Fix Plan/Status:</b> No fix scheduled		
8	LDOs: VREFDDR output accuracy out of spec	Output accuracy of VREFDDR is out of spec over temperature	VREFDDR output should be 2% accurate over temp. At 85 °C, the output accuracy of VREFDDR can go as high as 6.5%. <b>Workaround:</b> Use an external resistor divider to generate VREFDDR <b>Fix Plan/Status:</b> No fix scheduled		
22	ADC: ADC readings with charger attached may be incorrect	ADC conversions can be incorrect when a charger is attached and the voltage on VBUS < VBATT + (600 to 800mV).	When a charger is attached and the voltage on VBUS < VBATT + (600 to 800mV), the ADC readings can be incorrect for all channels. <b>Note:</b> The channels which see the most offset are the battery current and the die temperature. <b>Workaround:</b> Use the thermal comparators THERM110, THERM120, THERM125 and THERM130 to determine when the part is heating up (See errata #9 for more information). <b>Fix Plan/Status:</b> No fix scheduled		

#### Table 3. Errata for the MC34708 (Continued)



Errata Number	Erratum	System Impact	Description
39	Startup: False start and/or non-start of regulators	<ul> <li>As BP begins its ramp up from between</li> <li>100 mV and UVDET, either or both may occur:</li> <li>the buck regulator outputs can momentarily glitch high</li> <li>the buck regulators may not start up</li> </ul>	When BP voltage falls below the BATT_TRKL voltage, a turn-off event occurs. When BP voltage is re-applied subsequently before the BP voltage falls below 100 mV, the turn-on event may not be recognized and regulator outputs may glitch while BP is ramping up. The above scenario can happen when BP is re-applied before the capacitors at BP have not discharged fully. <b>Workaround:</b> Design the regulator supplying BP such that its output is discharged to ground when disabled. This can be accomplished using bleeder resistors, if the supply does not have an active pull-down. <b>Fix Plan/Status:</b> No fix scheduled
40	Incorrect CLK32K and CLK32KMCU Output: Clock outputs not square. Falling edge may be step shaped.	Incorrect CLK32KMCU may cause system to hang. 2 to 5% of the units are affected.	<ul> <li>When CLK32KVCC is higher than 2.0 V, ground bounce internal to the MC34708 can result in the CLK32K and CLK32KMCU outputs being step shaped. The issue does not occur when CLK32KVCC is below 2.0 V.</li> <li>Workaround: <ul> <li>Applications not using the CLK32K output: connect CLK32KVCC to ground. CLK32KMCU will continue to output 32 kHz clock pulses at the VSRTC level.</li> <li>Applications using the CLK32K output: For CLK32K output level higher than 2.0 V, connect a 51 Ω resistor in series with the CLK32KVCC pin. The resistor should be connected between the CLK32KVCC pin and the bypass capacitor. For CLK32K output level lower than 2.0 V, no workaround is needed.</li> </ul> </li> </ul>
Low Sev	erity Level		
25	VBUS: leakage path on VBUS	Additional 9.0 mA drawn from VBUS pin	There is a leakage path from VBUS pin that can be as high as 9.0 mA. This leakage is only present when the VBUS pin is used to detect the device attached at the USB connector. Workaround: None
			Fix Plan/Status: No fix scheduled
33	SW4A/B: Forced to PWM mode instead of APS mode	SW4A/B efficiency will be reduced.	When SW4A and SW4B are in independent configuration and one of the outputs is loaded, the unloaded channel SRFET allows negative current to flow in the inductor; this causes the unloaded regulator to be forced into PWM mode when it should be in APS mode. Workaround: None.
			Fix Plan/Status: No fix scheduled.

### Table 3. Errata for the MC34708 (Continued)



Revision	Date	Description of Changes
4.0	03/2012	<ul> <li>Modified erratum 9: workaround step 4, Data written on SW5_PWRSTAGE register changed to 0x80_00_7F.</li> <li>Added High severity errata 23 and 24.</li> </ul>
5.0	04/2012	<ul><li>Added High severity errata 26, 27, 28, 29 and 30.</li><li>Added Low severity errata 25.</li></ul>
6.0	8/2012	<ul> <li>Silicon P2.5 removed from Table 1. Silicon Revision.</li> <li>Removed P2.5 scheduled fixes for errata: 23, 25.</li> <li>Charger errata is merge under new erratum 36. <ul> <li>— Removed errata 20, 21, 24, 26, 27, 28, 29, 19.</li> </ul> </li> <li>Update errata: 9, 5, 22, and 25.</li> <li>Added errata <ul> <li>— High severity errata: 31, 35, 36.</li> <li>— Low severity errata: 33.</li> </ul> </li> </ul>
7.0	3/2013	<ul> <li>Added Errata - High severity errata: 37 and 38</li> <li>Added Errata - Medium severity errata: 39</li> <li>Updated errata 23</li> </ul>
8.0	10/2013	Updated errata 40
9.0	11/2013	Redefined errata 39

#### Table 4. Revision History





#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off.SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MC34708ER Rev. 9.0 11/2013

