

Using Data Sheet Impedances for RF LDMOS Devices

By: Darin Wagner

INTRODUCTION

This document explains the format used by Freescale for presenting LDMOS impedance information for both single-ended and push-pull devices on RF Power data sheets. The purpose of this document is to clarify the use of this information in the initial design of input and output matching networks for these devices.

Multiple methods are available for impedance extraction. The scope of this document does not cover detailed extraction methods; however, a possible extraction method is explained here. Whichever method is used, the main concern to be addressed is the need to de-embed the extracted data back to the reference plane of the device as shown in Figure 1.

As a byproduct of the impedance extraction methodology, a zero length width step simulation block should be used during simulation The MSTEP block for Agilent Advanced Design System (ADS) users shows the difference between the reference plane width and the copper lead pad width. Figure 2 illustrates that the copper lead pad width (Dimension "b") is larger than the reference plane width (Dimension "a").

For more information on this topic, the reference provided at the end of this document is a rigorous but accurate method for impedance measurements:




Figure 1. Location of Reference Planes on a Package




Figure 2. Illustration of the Instantaneous Impedance Change and Need for MSTEP Blocks








SINGLE-ENDED DEVICES

The data sheet impedance format for single-ended devices is illustrated in Figure 3. The impedance data is taken by tuning the fixture for optimum* performance and then measuring the impedance at the device reference plane.


Figure 4 shows the format for in-band frequency-dependent impedances that should be presented to the device for optimal performance. This measured data can be turned into an S1P file as shown in Figure 5. *Note:* The imaginary portion of the measured impedance data has been conjugated from the data shown in Figure 4.

The impedances are to be conjugated from the data sheet to account for rotation of reference frames. This means that when data is first acquired, the measured data represents impedances as seen by looking into the input side RF launch point. However, the data needs to be presented as looking into the part for $S_{1,1}$ optimization. This is the reason for the redirection of the arrows as well as the conjugation of the measured impedance data.

* An optimum tuned fixture will be tuned for overall peak performance considering all major parameters: input return loss (IRL), efficiency, P_{1dB}, linearity, maximum output power (P_{out}) and bandwidth.




Z_{load} = Test circuit impedance as measured from drain to ground.



f MHz	Z_{source}	Z _{load} Ω	
1930	1.43 - j5.01	0.75 - j0.93	
1960	1.51 - j4.88	0.71 - j0.89	
1990	1.56 - j4.93	0.68 - j1.02	

Z_{source} = Test circuit impedance as measured from gate to ground.

Z_{load} = Test circuit impedance as measured from drain to ground.





! ! ! !	S11 (input) file Circuit Author Date File File Format:	:	•	0
#	MHz	Ζ	RE	IM
!				
!				
	1930		1.43	5.01
	1960		1.51	4.88
	1990		1.56	4.93
!				
!	End of File			

Figure 5. S1P File of Impedances to Be Used at Input Block




Figure 6. Generalized Schematic Used to Optimize Matching Network

Note: When using the impedances presented in this engineering bulletin, the designer should assume that the impedances are based on a 50 Ω system, even though some Smith charts may use normalized impedances of different values for display purposes only.

The block diagram in Figure 6 has a generic matching circuit that will be used for an optimization of the first-pass matching network.


The MRF19125 impedance data from Figure 5 is used to illustrate this as a practical example for developing a first-pass matching network as shown in Figure 8. A few key details are as follows:

- The S1P file was used as a two-port (reference is the grounded port) device and its file name formatting.
- The DC_Block and BYPASS capacitors are shown with generic values.
- The MLIN, ideally, should have an electrical length of $\lambda / 4$ from the DC feed DUT junction.
- The simplified C_BYPASS capacitor elements placement should be as close as possible to the length of the MLIN. *Note:* A sample matching network is shown, but this may be changed to a topology of any configuration.

The MSTEP block, discussed earlier, must be placed between the device and the first matching element MLIN (see Figures 6, 8, 10 and 11 for details on placement). This block is important because it is used to determine the difference between the reference plane width and the copper lead pad width. If these values are not the same, there will be an impedance discontinuity. The MSTEP is specified by its width values ("a" and "b"). The value for Dimension "a" is found in the package dimension section of the data sheet. Dimension "b" is the width of the copper pad on the PCB that the lead is to be seated on.


The MTEE, another ADS block, is used to connect the bias feed (see Figure 7). The MTEE has design rules that are violated in typically optimized fixture layouts. A simple nodal connection has been found to be sufficient to simulate this accurately. However, it is recommended to use the MTEE within its usage constraints if at all possible.

So far the impedance data has been acquired, conjugated and reinserted into an *.s1p file. The next step is to run an S-parameter optimization simulation using the SP1 block, as illustrated in Figure 8. Then the matching network should be tuned to an $S_{1,1}$ of at least -30 dB (or as low as possible), resulting in a first-pass input match circuit. This process should be repeated using the output impedances to generate the output match. Finally, the matching networks are ready for realization on a printed circuit board.



W1 = conductor width at pin 1, in specified units W2 = conductor width at pin 2, in specified units W3 = conductor width at pin 3, in specified units

 $\begin{array}{l} 0.05 \; x \; H \leq W1 \leq 20 \; x \; H \\ 0.05 \; x \; H \leq W2 \leq 20 \; x \; H \\ 0.05 \; x \; H \leq W3 \leq 20 \; x \; H \\ \epsilon_r \leq 20 \end{array}$



W (largest) / W (smallest) \leq 5 W (largest) and W (smallest) are the largest and smallest widths among W1, W2 and W3

f (GHz) x H (mm) \leq 0.4 x Z₀ Z₀ is the characteristic impedance

Figure 7. Design Constraints for the MTEE Block

MTEE Design Rules






Figure 8. Optimization Layout for Input Matching Network of the MRF19125

	7	
	7	

f MHz	Z_{source}	Z _{load} Ω	
2110	2.45 + j2.08	2.65 + j1.52	
2140	2.39 + j2.51	2.71 + j1.80	
2170	2.16 + j3.14	2.64 + j2.04	

Z_{source} = Test circuit impedance as measured from gate to gate, balanced configuration.

Z_{load} = Test circuit impedance as measured from drain to drain, balanced configuration.




Figure 9. Data Sheet Representation of the MRF21180 Push-Pull Device

! ! ! !	S11 (input) file Circuit Author Date File	:	MRF21180 John Q. Des 01/01/2003 mrf21180_zin	•
!	File Format:			
#	MHz	Ζ	RE	IM
!				
!				
	2110		2.45	-2.08
	2140		2.39	-2.51
	2170		2.16	-3.14
!				
!	End of File			

Figure 10. S2P File of Impedances to Be Used at Input Block




Figure 11. Generalized Schematic Used to Optimize Matching Network

PUSH-PULL DEVICES

The methods for taking impedance data on fixtures for push-pull parts are similar to those for single-ended parts. The representation for push-pull device impedances is shown in Figure 9.

Push-pull device impedance data should be presented in a data storage device, such as the one shown in Figure 10.

Note: The imaginary portion of the measured impedance data has been conjugated from the data shown in Figure 9, the same process as for the single-ended devices.

The methods for optimizing first-pass input and output side matching networks for push-pull devices are the same as for single-ended devices.

The circuit shown in Figure 11 is a generic matching circuit that is used for an optimization of a first-pass input side matching network. The balun shown in Figure 11 is an idealized three-port device with a generic input/output impedance ratio of n:1.




Figure 12. Optimization Layout for Input Matching Network of the MRF21180

Figure 12 shows the following major blocks of interest:

- General Matching Network
- DC Feed blocks 1 and 2
- MSTEP blocks
- Three-port user defined sub-circuit (balun)
- Two-port *.s1p

The General Matching Network shown in Figure 12 represents the typical and realizable circuit elements used in designing a good first-pass design. The network topology shown is not constrained to the one in Figure 12. However, this topology is a typical design.

The two DC Feed blocks and MSTEP blocks shown are similar to those shown in Figure 7 for single-ended devices and are identical in function.

The three-port sub-circuit in Figure 12 can be an ADS-designed balun (the user can design) or represented as an *.s3p file generated using Sonnet or a similar electro-magnetic simulation software.

The two-port S1P data block file represents the conjugate of the measured impedance data for the MRF21180. The block has two ports that present the conjugated impedance and a third port for reference to ground.

CONCLUSION

This engineering bulletin gives a brief explanation of how to implement a matching structure based on measured impedance data. Although there are other solutions, using this methodology will provide a designer with a good approximation of a final design.

REFERENCE

J. J. Bouny, "Impedance Measurements for High Power RF Transistors Using the TRL Method," *Microwave Journal*, October 1999.

How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2004, 2006. All rights reserved.

