

MVR5510AVMA4EP – NXP Standard (Industrial)

Configuration for S32G based applications using LPDDR4

Configuration report for QM OTP program ID: A4 rev G

Rev. 1.1 - Sept 8 2021

Report

1 General description

The VR5510 is an multi-output power management integrated circuit, with focus on Gateway, V2X, Infotainment, and Industrial applications. It includes multiple high efficiency switch mode and linear voltage regulators. It offers external frequency synchronization input and output, for optimized system EMC performance.

The VR5510 includes enhanced safety features, with fail-safe output, becoming a full part of a safety-oriented system partitioning, covering both ASILB and ASILD safety integrity level. It is developed in compliance with ISO 26262 standard.

2 Features and benefits

- 60V DC maximum input voltage
- Configurable VPRE synchronous buck controller with external MOSFETs.
- Configurable Single/dual-Phase Low voltage buck converters with DVS capability
- Configurable Low voltage integrated synchronous BUCK3 converter
- BOOST converter with integrated low side switch
- 3x linear voltage regulators with configurable Output Voltage
- High voltage linear regulator (HVLDO) with LDO and Switch mode operation
- EMC optimization with frequency tuning, clock synchronization, frequency spread spectrum and slew rate control
- Low power standby mode (40uA quiescent Current)
- 2x input pins for wake-up detection and battery voltage sense
- Device control via I2C interface with CRC (up to 3.4 MHz)
- Selectable OTP Default configuration

3 Applications

- Automotive Infotainment
- High - End Industrial

4 Ordering information


Table 1. Ordering information

Type number ^[1]	Package		
	Name	Description	Version
MVR5510AVMA4EP	QFN56-EP	QFN56 plastic thermally enhanced very thin quad flat non-leaded package. non-Wettable flanks; 56 terminals; 0.5mm pitch, 8mmx8mmx0.85mm body	SOT684-21

[1] To order parts in tape and reel, add the R2 suffix to the part number.




5 Power-up sequence summary



The signals depicted above are enable signals for each regulator. They don't represent the actual ramp voltage

6 Hardware configuration diagram



7 System configuration

See VR5510 datasheet for parametric details. The OTP configuration summary for A4 sequence ID is provided in Tables below.

Table 2. Device OTP configuration

Functional block	Feature	OTP selection
Device Configuration	Main I2C Address	0x20
	VSUP UV threshold	4.9 V
	Auto Re-try Enable	Enabled (default)
	Auto Re-try Timeout	4 s (default)
	Number of Retries	Infinite Retry (default)
	PLL Enable	Disabled (default)
	Clock 1 Divider	2.22 MHz (default)
	Clock 2 Divider	455 KHz (default)
	Thermal Warning TH	105 °C (default)
	Deep Sleep Enable	DSM Disabled (default)
IO Configuration	PWRON2 Control	Not Required
	AMUX/FOUT Select	AMUX Enabled (default)
	PSYNC Enable	PSYNC Disabled (default)
	PSYNC Mode	Sync 2 x VR5510
	PSYNC Power Down Ctrl	Ignore for PwrDown
	Standby Transition Timer	Enabled (default)
	Standby Discharge TH	75 mV (default)
	Standby Polarity	Active Low (default)
	Standby PGOOD Enable	Enabled (default)
	PSYNC PGOOD Ext	Disabled

Configuration report for QM OTP program ID: A4 rev G

	Ext Standby Discharge	Disabled
	Standby PGOOD Delay	400us
	VDDIO Supply Seletion	LDO3 (default)
	Multiphase Configuration	Dual Phase

Table 3. Voltage Regulators Configuration

Functional block	Feature	OTP selection
VPRE Configuration	VPRE Voltage	3.3 V (default)
	Slope Compensation	41.4 mV/us
	VPRE Standby Output Ctrl	Set by VPREV_STBY (I2C)
	ILIM sense Voltage	120 mV
	VPRE HighSide pull down Slew Rate Ctrl	PD / 520 mA (455 KHz default value)
	VPRE HighSide pull up Slew Rate Ctrl	PU / 520 mA (455 KHz default value)
	VPRE LowSide Slew Rate Ctrl	PU / PD / 900 mA (default value)
	Soft Start Ramp	2 mV/us (default)
	VPRE Off Time	80 ns
	TON in PFM	550 ns (default value)
	TON Min	45 ns
	Turn OFF Delay	250 us
VBOOST Configuration	VBOOST Voltage	5.00 V (default)
	Slope Compensation	67 mV/us (default)
	Minimum TON	60 ns (default)
	Current Limit	2.25 A (default)
	Low Side Slew Rate Ctrl	500 V/us (default)
	Input Path to BOS	Enabled (default)

Configuration report for QM OTP program ID: A4 rev G

	Compensation Capacitor	125 pF (default)
	Compensation Resistor	500 kΩ (default)

Table 4. BUCK Regulators

Functional block	Feature	OTP selection
BUCK1/2 - Dual Phase	Output Voltage	0.80 V
	Current Limit	3.6 A
	Output Inductor	1 uH(default)
	DVS Ramp of BUCK12	15.6 mV/us (power up) / 10.4 mV/us (power down)
	Transconductance	65 umho
BUCK3	Output Voltage	1.10 V
	Current Limit	3.6 A
	Output Inductor	1 uH(default)
	Ramp	3.47 mV/us (power up/down)
	Transconductance	65 umho
	R Comp	56 KΩ

Table 5. LDO Regulators

Functional block	Feature	OTP selection
LDO1 Regulator	Output Voltage	1.8 V
	Current Limit	400 mA (default)
LDO2 Regulator	Output Voltage	1.8 V
	LDO Mode	LDO Mode (default)
LDO3 Regulator	Output Voltage	LS_Mode
	LDO Mode	Load Switch (default)

Configuration report for QM OTP program ID: A4 rev G

Table 6. HVLDO Regulator

Functional block	Feature	OTP selection
HVLDO Regulator	HVLDO Voltage	0.8 V (default)
	Transition Mode	Switch in Normal / LDO in Standby (default)
	Sequence Control	Follows HVLDO_OTP slot

Table 7. Voltage Sequence and Timing Configuration

Regulator	Sequence	Enabled	Phase Delay	Clock	TSD Event
VPRE	Auto-enabled	Enabled	No delay	CLK2	
VBOOST	Slot 0	Enabled	No delay	CLK1	Shutdown + DFS
BUCK1	Slot 3	Enabled	1 clock delay	CLK1	Shutdown + DFS
BUCK2	Slot 3	Enabled	2 clock delay	CLK1	Shutdown + DFS
BUCK3	Slot 1	Enabled	3 clock delay	CLK1	Shutdown + DFS
LDO1	Slot 1	Enabled			Shutdown + DFS
LDO2	Slot 0	Enabled			Shutdown + DFS
LDO3	Slot 0	Enabled			Shutdown + DFS
HVLDO	Slot 2	Enabled			Shutdown + DFS
SLOT Width	250 us				

Table 8. Safety State Machine Configuration

Functional block	Feature	OTP selection
Safety Configuration	FailSafe I2C Address	0x21
	8sec Timer to DFS	Timer Disabled
	ABIST1 to RSTB delay	5 ms Delay
	VCOREMON SVS Clamp Limit	16 steps available (default)
	VCOREMON SVS Offset Type	Negative offset (default)

Configuration report for QM OTP program ID: A4 rev G

	PGOOD assert with RSTB	PGOOD Asserts with RSTB Fault (default)
	HVLDO Mode Select	Switch Mode (default)
	WDI Polarity	Falling Edge
	WDI on FCCU1	WDI Disabled (default)
	STANDBY Mode	STANDBY Enabled (default)
	STANDBY Polarity	Active Low in standby mode (default)
	STANDBY Request Path	I2C + STBY Pin Transition (default)
	STANDBY Window	STBY Window Enabled (default)
	WD Init Timeout	1024 ms
	Fault Recovery Mode	Disabled
	WD Selection	Simple WD
	WD Monitoring	WD Disabled
	FCCU Monitoring	FCCU Disabled
	LBIST Enable	LBIST Disabled

Table 9. Voltage Monitoring

	VMONEN	Voltage	UV_TH	OV_TH	UV Dbnc	OV Dbnc	PGOOD Ctrl	ABIST Ctrl
VCOREMON	Enabled	0.80000V	95.5%	106%	25 us	25 us	PGOOD Assigned	No ABIST at PWRUP
VDDIOMON	Enabled	3.3 V	95%	105%	25 us	25 us	PGOOD Assigned	No ABIST at PWRUP
HVLDOMON	Enabled	0.8 V	93%	107%	25 us	25 us	PGOOD Assigned	No ABIST at PWRUP
VMON1	Enabled	0.8 V	95.5%	106%	25 us	25 us	PGOOD Assigned	No ABIST at PWRUP
VMON2	Enabled	0.8 V	97.5%	104.5%	25 us	25 us	PGOOD Assigned	No ABIST at PWRUP
VMON3	Enabled	0.8 V	95%	105%	25 us	25 us	PGOOD Assigned	No ABIST at PWRUP
VMON4	Enabled	0.8 V	95%	105%	25 us	25 us	PGOOD Assigned	No ABIST at PWRUP

8 Legal information

8.1 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included here in and shall have no liability for the consequences of use of such information.

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem

which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications - This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

8.2 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP - is a trademark of NXP B.V.

Contents

1 General description	1
2 Features and benefits	1
3 Applications	1
4 Ordering information	1
5 Power up sequence summary	2
6 Hardware configuration diagram	2
7 OTP configuration	3
8 Legal information	9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021 .

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: Sept 8 2021

Document identifier: R_MVR5510AVMA4EP

Revision History

Date	OTP Rev / PDF Rev	OTP Changes from the first revision
April 26 2019	Rev A / Rev 1.0	Initial prototype release of the OTP settings for A0 silicon
June 03 2020	Rev D / Rev 1.0	<p>Revised prototype release of the OTP settings for B0 silicon</p> <ol style="list-style-type: none"> 1. Added new OTP settings for capability to monitor an external PMIC for the core supply during standby transitions: PSYNC_PGOOD_EXT_OTP, EXT_STBY_DISCH_OTP, STBY_PGOOD_DLY_OTP 2. Added new OTP bits for watchdog INIT timeout: WD_INIT_TIMEOUT_OTP 3. Added new OTP bits for BUCK1/2/3 soft start configurability: BUCK12DVS_RAMP_OTP, BUCK3_RAMP_OTP 4. Added new OTP bits for VPRES MOSFET slew rate control: VPRESRHS_MSB_OTP 5. Added new OTP bits for VPRES TON control in PWM: VPRES_TON_MIN_OTP 6. VPRES slope compensation changed to 41.4mV/us from 200mV/us 7. VPRES minimum OFF time changed to 80ns from 40ns 8. VPRES minimum ON time in PFM changed to 550ns from 210ns 9. BOOST slew rate changed to 500V/us from 100V/us 10. OTP slot for BUCK1/2 changed to slot 2 from slot 4 11. OTP slot for BUCK3 changed to slot 1 from slot 2 12. OTP slot for LDO1, LDO2 changed to slot 0 from slot 1 13. OTP slot for HVLDO changed to slot 1 from slot 3 14. Following Functional safety settings were changed to enabled from disabled: Fault Recovery, Watchdog, FCCU 15. UV TH values for all the monitors were changed to 95.5% from 90% 16. OV TH values for all the monitors were changed to 104.5% from 110% 17. UV Debounce values for all the monitors were changed to 25us from 40us 18. OV Debounce values for all the monitors were changed to 25us from 45us
Oct 16 2020	Rev F / Rev 1.0	<ol style="list-style-type: none"> 1. OTP slot for BUCK1/2 changed to slot 3 from slot 2 2. OTP slot for HVLDO changed to slot 2 from slot 1 3. Following VMON thresholds were changed: <ol style="list-style-type: none"> a. VCOREMON OV: to 6% from 4.5% b. VDDIOMON UV: to 5% from 4.5% c. VDDIOMON OV: to 5% from 4.5% d. HVLDOMON UV: to 7% from 4.5% e. HVLDOMON OV: to 7% from 4.5% f. VMON1 OV: to 6% from 4.5% (VPRES_3.3V) g. VMON2 UV: to 2.5% from 4.5% (BUCK3_1.1V) h. VMON3 UV: to 5% from 4.5% (LDO2_1.8V) i. VMON3 OV: to 5% from 4.5% (LDO2_1.8V) j. VMON4 UV: to 5% from 4.5% (LDO1_1.8V) k. VMON4 OV: to 5% from 4.5% (LDO1_1.8V) 4. BOOST slope compensation changed to 67mV/us from 160mV/us 5. BOOST compensation resistor changed to 500kOhm from 750kOhm
Mar 3 2021	Rev G / Rev 1.0	<p>Production release of the OTP</p> <ol style="list-style-type: none"> 1. ABIST1 to RSTB Delay: Changed to 5ms Delay from No Delay (default) 2. BUCK3 Non DVS Ramp: Changed to 3.47mV/us (power up/down) from 10.42mV/us (power up/down) 3. Standby PGOOD Release Delay: Changed to 400us from 300us 4. LDO1 Sequence: Changed to Slot 1 from Slot 0
Sept 8 2021	Rev G / Rev 1.1	<ol style="list-style-type: none"> 1. Fixed typographical errors in the previously released rev G production OTP