



## SECTION 9 INSTRUCTION SET

This section describes individual instructions, including a description of instruction formats and notation and an alphabetical listing of RCPU instructions by mnemonic.

### 9.1 Instruction Formats

Instructions are four bytes long and word-aligned, so when instruction addresses are presented to the processor (as in branch instructions) the two low-order bits are ignored. Similarly, whenever the processor develops an instruction address, its two low-order bits are zero.

Bits 0 to 5 always specify the primary opcode. Many instructions also have a secondary opcode. The remaining bits of the instruction contain one or more fields for the different instruction formats.

Some instruction fields are reserved or must contain a predefined value as shown in the individual instruction layouts. If a reserved field does not have all bits set to zero, or if a field that must contain a particular value does not contain that value, the instruction form is invalid.

#### 9.1.1 Split Field Notation

Some instruction fields occupy more than one contiguous sequence of bits or occupy a contiguous sequence of bits used in permuted order. Such a field is called a split field. In the format diagrams and in the individual instruction layouts, the name of a split field is shown in small letters, once for each of the contiguous sequences. In the pseudocode description of an instruction having a split field and in some places where individual bits of a split field are identified, the name of the field in small letters represents the concatenation of the sequences from left to right. Otherwise, the name of the field is capitalized and represents the concatenation of the sequences in some order, which need not be left to right, as described for each affected instruction.

#### 9.1.2 Instruction Fields

**Table 9-1** describes the instruction fields used in the various instruction formats.



**Table 9-1 Instruction Formats**

Field	Bits	Description
AA	30	Absolute address bit 0 The immediate field represents an address relative to the current instruction address. The effective address of the branch is either the sum of the LI field sign-extended to 32 bits and the address of the branch instruction or the sum of the BD field sign-extended to 32 bits and the address of the branch instruction. 1 The immediate field represents an absolute address. The effective address of the branch is the LI field sign-extended to 32 bits or the BD field sign-extended to 32 bits.
crbA	11:15	Field used to specify a bit in the CR to be used as a source.
crbB	16:20	Field used to specify a bit in the CR to be used as a source.
BD	16:29	Immediate field specifying a 14-bit signed two's complement branch displacement that is concatenated on the right with 0b00 and sign-extended to 32 bits.
crfD	6:8	Field used to specify one of the CR fields or one of the FPSCR fields as a destination.
crfS	11:13	Field used to specify one of the CR fields or one of the FPSCR fields as a source.
BI	11:15	Field used to specify a bit in the CR to be used as the condition of a branch conditional instruction.
BO	6:10	Field used to specify options for the branch conditional instructions. The encoding is described in <a href="#">4.6 Flow Control Instructions</a> .
crbD	6:10	Field used to specify a bit in the CR or in the FPSCR as the destination of the result of an instruction.
CRM	12:19	Field mask used to identify the CR fields that are to be updated by the <b>mtcrf</b> instruction.
d	16:31	Immediate field specifying a 16-bit signed two's complement integer that is sign-extended to 32 bits.
FM	7:14	Field mask used to identify the FPSCR fields that are to be updated by the <b>mtfsf</b> instruction.
frA	11:15	Field used to specify an FPR as a source of an operation.
frB	16:20	Field used to specify an FPR as a source of an operation.
frC	21:25	Field used to specify an FPR as a source of an operation.
frS	6:10	Field used to specify an FPR as a source of an operation.
frD	6:10	Field used to specify an FPR as the destination of an operation.
IMM	16:19	Immediate field used as the data to be placed into a field in the FPSCR.
LI	6:29	Immediate field specifying a 24-bit, signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to 32 bits.
LK	31	Link bit. 0 Does not update the link register. 1 Updates the link register. If the instruction is a branch instruction, the address of the instruction following the branch instruction is placed into the link register.
MB, M	21:25, 26:30	Fields used in rotate instructions to specify a 32-bit mask consisting of 1-bits from bit MB+32 through bit ME+32 inclusive, and 0-bits elsewhere, as described in <a href="#">4.3.4 Integer Rotate and Shift Instructions</a> .

**Table 9-1 Instruction Formats (Continued)**



Field	Bits	Description
NB	16:20	Field used to specify the number of bytes to move in an immediate string load or store.
opcode	0:5	Primary opcode field.
OE	21	Used for extended arithmetic to enable setting OV and SO in the XER.
rA	11:15	Field used to specify a GPR to be used as a source or as a destination.
rB	16:20	Field used to specify a GPR to be used as a source.
Rc	31	Record bit 0 Does not update the condition register. 1 Updates the condition register (CR) to reflect the result of the operation. For integer instructions, CR[0:3] are set to reflect the result as a signed quantity. The result as an unsigned quantity or a bit string can be deduced from the EQ bit. For floating-point instructions, CR[4:7] are set to reflect floating-point exception, floating-point enabled exception, floating-point invalid operation exception, and floating-point overflow exception.
rS	6:10	Field used to specify a GPR to be used as a source.
rD	6:10	Field used to specify a GPR to be used as a destination.
SH	16:20	Field used to specify a shift amount.
SIMM	16:31	Immediate field used to specify a 16-bit signed integer.
SPR	11:20	Field used to specify a special purpose register for the <b>mtspr</b> and <b>mfspr</b> instructions. The encoding is described in <a href="#">4.7.2 Move to/from Special Purpose Register Instructions</a> .
TO	6:10	Field used to specify the conditions on which to trap. The encoding is described in <a href="#">4.6.7 Trap Instructions</a> .
UIMM	16:31	Immediate field used to specify a 16-bit unsigned integer.
XO	21:30, 22:30, 26:30, or 30	Secondary opcode field.

### 9.1.3 Notation and Conventions

The operation of some instructions is described by a register transfer language (RTL). See [Table 9-2](#) for a list of RTL notation and conventions used throughout this chapter.



**Table 9-2 RTL Notation and Conventions**

Notation/Convention	Meaning
$\leftarrow$	Assignment
$\neg$	NOT logical operator
$*$	Multiplication
$\div$	Division (yielding quotient)
$+$	Two's-complement addition
$-$	Two's-complement subtraction, unary minus
$=, \neq$	Equals and Not Equals relations
$<, \leq, >, \geq$	Signed comparison relations
$<U, >U$	Unsigned comparison relations
$?$	Unordered comparison relation
$\&,  $	AND, OR logical operators
$  $	Used to describe the concatenation of two values (i.e., 010    111 is the same as 010111)
$\oplus, \equiv$	Exclusive-OR, Equivalence logical operators ( $(a \equiv b) = (a \oplus \neg b)$ )
$0bnnnn$	A number expressed in binary format
$0xnnnn$	A number expressed in hexadecimal format
$(rA 0)$	The contents of $rA$ if the $rA$ field has the value 1–31, or the value 0 if the $rA$ field is 0
$\cdot$ (period)	As the last character of an instruction mnemonic, a period (.) means that the instruction updates the condition register field.
$\text{CEIL}(x)$	Least integer $\geq x$
$\text{DOUBLE}(x)$	Result of converting $x$ from floating-point single format to floating-point double format.
$\text{EXTS}(x)$	Result of extending $x$ on the left with sign bits
$\text{GPR}(x)$	General Purpose Register $x$
$\text{MASK}(x, y)$	Mask having ones in positions $x$ through $y$ (wrapping if $x > y$ ) and 0's elsewhere
$\text{MEM}(x, y)$	Contents of $y$ bytes of memory starting at address $x$
$\text{ROTL}[32](x, y)$	Result of rotating the 64-bit value $x  x$ left $y$ positions, where $x$ is 32 bits long
$\text{SINGLE}(x)$	Result of converting $x$ from floating-point double format to floating-point single format.
$\text{SPR}(x)$	Special Purpose Register $x$
$x(n)$	$x$ is raised to the $n$ th power
$(n)x$	The replication of $x$ , $n$ times (i.e., $x$ concatenated to itself $n-1$ times). $(n)0$ and $(n)1$ are special cases
$x[n]$	$n$ is a bit or field within $x$ , where $x$ is a register
TRAP	Invoke the system trap handler

**Table 9-2 RTL Notation and Conventions (Continued)**

Notation/Convention	Meaning
undefined	An undefined value. The value may vary from one implementation to another, and from one execution to another on the same implementation.
characterization	Reference to the setting of status bits, in a standard way that is explained in the text
CIA	Current instruction address, which is the 32-bit address of the instruction being described by a sequence of pseudocode. Used by relative branches to set the next instruction address (NIA). Does not correspond to any architected register.
NIA	Next instruction address, which is the 32-bit address of the next instruction to be executed (the branch destination) after a successful branch. In pseudocode, a successful branch is indicated by assigning a value to NIA. For instructions which do not branch, the next instruction address is CIA +4.
if...then...else...	Conditional execution, indenting shows range, else is optional
do	Do loop, indenting shows range. To and/or by clauses specify incrementing an iteration variable, and while and/or until clauses give termination conditions, in the usual manner.
leave	Leave innermost do loop, or do loop described in leave statement

Precedence rules for RTL operators are summarized in [Table 9-3](#).

**Table 9-3 Precedence Rules**

Operators	Associativity
$x[n]$ , function evaluation	Left to right
$(n)x$ or replication, $x(n)$ or exponentiation	Right to left
unary $-$ , $\neg$	Right to left
$*$ , $\div$	Left to right
$+$ , $-$	Left to right
$  $	Left to right
$=, !, <, \delta, >, \hat{S}, <U, >U, ?$	Left to right
$\&, \oplus, \equiv$	Left to right
$ $	Left to right
$-$ (range)	None
$\leftarrow$	None

Note that operators higher in [Table 9-3](#) are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown.




# addx

Add

**addx**  
Integer Unit



<b>add</b>	<b>rD,rA,rB</b>	(OE=0 Rc=0)
<b>add.</b>	<b>rD,rA,rB</b>	(OE=0 Rc=1)
<b>addo</b>	<b>rD,rA,rB</b>	(OE=1 Rc=0)
<b>addo.</b>	<b>rD,rA,rB</b>	(OE=1 Rc=1)



$$rD \leftarrow (rA) + (rB)$$

The sum  $(rA) + (rB)$  is placed into **rD**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: SO, OV (if OE=1)


This instruction is defined by the PowerPC UISA.

# addcx

Add Carrying



<b>addc</b>	<b>rD,rA,rB</b>	(OE=0 Rc=0)
<b>addc.</b>	<b>rD,rA,rB</b>	(OE=0 Rc=1)
<b>addco</b>	<b>rD,rA,rB</b>	(OE=1 Rc=0)
<b>addco.</b>	<b>rD,rA,rB</b>	(OE=1 Rc=1)



$$rD \leftarrow (rA) + (rB)$$

The sum **(rA) + (rB)** is placed into **rD**.


Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.



<b>adde</b>	<b>rD,rA,rB</b>	(OE=0 Rc=0)
<b>adde.</b>	<b>rD,rA,rB</b>	(OE=0 Rc=1)
<b>addeo</b>	<b>rD,rA,rB</b>	(OE=1 Rc=0)
<b>addeo.</b>	<b>rD,rA,rB</b>	(OE=1 Rc=1)



$$rD \leftarrow (rA) + (rB) + XER[CA]$$

The sum  $(rA) + (rB) + XER[CA]$  is placed into rD.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)


This instruction is defined by the PowerPC UISA.

# addi

Add Immediate



**addi**                **rD,rA,SIMM**



if **rA**=0 then  
    **rD**←EXTS(**SIMM**)  
else  
    **rD**←(**rA**)+EXTS(**SIMM**)

The sum (**rA**| 0) + **SIMM** is placed into **rD**.

Other registers altered:

- None

**Table 9-4 Simplified Mnemonics for addi Instruction**

Simplified Mnemonic	Operands	Equivalent To
la	rD, SIMM(rA)	addi rD,rA,SIMM
li	rA,value	addi rA,0,value
subi	rD,rA,value	addi rD,rA,-value

This instruction is defined by the PowerPC UISA.

# addic

Add Immediate Carrying

**addic**  
Integer Unit



**addic**          rD,rA,SIMM

0x0C	D	A	SIMM
0	5 6	10 11	15 16 31

$$rD \leftarrow (rA) + \text{EXTS}(\text{SIMM})$$

The sum  $(rA) + \text{SIMM}$  is placed into rD.

Other registers altered:

- XER:  
Affected: CA

**Table 9-5 Simplified Mnemonics for addic Instruction**

Simplified Mnemonic	Operands	Equivalent To
subic	rD,rA,value	addic rD,rA,-value

This instruction is defined by the PowerPC UISA.

# addic.

Add Immediate Carrying and Record

# addic.

Integer Unit



**addic.**          **rD,rA,SIMM**

0x0D	D	A	SIMM
0	5 6	10 11	15 16 31

$$rD \leftarrow (rA) + \text{EXTS}(\text{SIMM})$$

The sum  $(rA) + \text{SIMM}$  is placed into **rD**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO
- XER:  
Affected: CA

**Table 9-6 Simplified Mnemonics for addic. Instruction**

Simplified Mnemonic	Operands	Equivalent To
<b>subic.</b>	rD,rA,value	<b>addic.</b> rD,rA,-value

This instruction is defined by the PowerPC UISA.


# addis

Add Immediate Shifted

**addis**  
Integer Unit



**addis**            **rD,rA,SIMM**



if **rA**=0 then  
    **rD**←(**SIMM** || (**16**)0)  
else  
    **rD**←(**rA**)+(**SIMM** || (**16**)0)

The sum (**rA**| 0) + (**SIMM** || 0x0000) is placed into **rD**.

Other registers altered:

- None

**Table 9-7 Simplified Mnemonics for addis Instruction**

Simplified Mnemonic	Operands	Equivalent To
lis	rA,value	addi rA,0,value
subis	rD,rA,value	addis rD,rA,-value

This instruction is defined by the PowerPC UISA.

# addmex

Add to Minus One Extended


# addmex

Integer Unit



<b>addme</b>	<b>rD,rA</b>	(OE=0 Rc=0)
<b>addme.</b>	<b>rD,rA</b>	(OE=0 Rc=1)
<b>addmeo</b>	<b>rD,rA</b>	(OE=1 Rc=0)
<b>addmeo.</b>	<b>rD,rA</b>	(OE=1 Rc=1)

Reserved



$$rD \leftarrow (rA) + XER[CA] - 1$$

The sum  $(rA) + XER[CA] + 0xFFFF FFFF$  is placed into rD.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.

# addzex

Add to Zero Extended


# addzex

Integer Unit



<b>addze</b>	<b>rD,rA</b>	(OE=0 Rc=0)
<b>addze.</b>	<b>rD,rA</b>	(OE=0 Rc=1)
<b>addzeo</b>	<b>rD,rA</b>	(OE=1 Rc=0)
<b>addzeo.</b>	<b>rD,rA</b>	(OE=1 Rc=1)

 Reserved



$$rD \leftarrow (rA) + XER[CA]$$

The sum  $(rA)+XER[CA]$  is placed into **rD**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.

# and<sub>x</sub>

AND

# and<sub>x</sub>

Integer Unit



**and**                      **rA,rS,rB**                      (**Rc=0**)  
**and.**                      **rA,rS,rB**                      (**Rc=1**)

0x1F					S					A					B					0x1C												Rc																						
0					5					6					10					11					15					16					20					21					30					31				

$rA \leftarrow (rS) \& (rB)$

The contents of **rS** is ANDed with the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.



# andc<sub>x</sub>

AND with Complement


# andc<sub>x</sub>

Integer Unit



**andc**                      **rA,rS,rB**                      (**Rc=0**)

**andc.**                      **rA,rS,rB**                      (**Rc=1**)



$$rA \leftarrow (rS) \& \neg (rB)$$

The contents of **rS** is ANDed with the one's complement of the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if Rc=1)


This instruction is defined by the PowerPC UISA.

# andi.

AND Immediate



**andi.**            **rA,rS,UIMM**



$$rA \leftarrow (rS) \& ((16)0 \parallel UIMM)$$

The contents of **rS** are ANDed with 0x0000 || UIMM and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.

# andis.


AND Immediate Shifted

# andis.

Integer Unit



**andis.**      **rA,rS,UIMM**



$rA \leftarrow (rS) + (UIMM \parallel (16)0)$

The contents of **rS** are ANDed with  $UIMM \parallel 0x0000$  and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.

# bx


Branch

# bx

Branch Processing Unit



<b>b</b>	target_addr	(AA=0 LK=0)
<b>ba</b>	target_addr	(AA=1 LK=0)
<b>bl</b>	target_addr	(AA=0 LK=1)
<b>bla</b>	target_addr	(AA=1 LK=1)



```

if AA then
    NIA ← EXTS(LI || 0b00)
else
    NIA ← CIA + EXTS(LI || 0b00)
if LK, then
    LR ← CIA + 4

```

target\_addr specifies the branch target address.

If AA=0, then the branch target address is the sum of LI || 0b00 sign-extended and the address of this instruction.

If AA=1, then the branch target address is the value LI || 0b00 sign-extended.

If LK=1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers affected:

Link Register (LR) (if LK=1)

This instruction is defined by the PowerPC UISA.



<b>bc</b>	BO, BI, target_addr	(AA=0 LK=0)
<b>bca</b>	BO, BI, target_addr	(AA=1 LK=0)
<b>bcl</b>	BO, BI, target_addr	(AA=0 LK=1)
<b>bcla</b>	BO, BI, target_addr	(AA=1 LK=1)

0x10	BO	BI	BD	AA	LK
0	5 6	10 11	15 16	29 30	31

```

if ¬ BO[2], then CTR ← CTR-1
ctr_ok ← BO[2] | ((CTR[0] ⊕ BO[3])
cond_ok ← BO[0] | (CR[BI] ≡ BO[1])
if ctr_ok & cond_ok then
    if AA then
        NIA ← EXTS(BD || 0b00)
    else
        NIA ← CIA+EXTS(BD || 0b00)
if LK, then
    LR ← CIA+4

```

The BI field specifies the bit in the Condition Register (CR) to be used as the condition of the branch. The BO field is used as described above.

target\_addr specifies the branch target address.

If AA=0, the branch target address is the sum of BD || 0b00 sign-extended and the address of this instruction.

If AA=1, the branch target address is the value BD || 0b00 sign-extended.

If LK=1, the effective address of the instruction following the branch instruction is placed into the link register.

Other registers affected:

Count Register (CTR) (if BO[2]=0)

Link Register (LR) (if LK=1)

This instruction is defined by the PowerPC UISA.



**Table 9-8 Simplified Mnemonics for  
bc, bca, bcl, and bcla Instructions**

Operation	Simplified Mnemonic <sup>1</sup>	Equivalent To
Decrement CTR, branch if CTR non-zero	<b>bdnz</b> target	<b>bc 16,0,target</b>
Decrement CTR, branch absolute if CTR non-zero	<b>bdnza</b> target	<b>bca 16,0,target</b>
Decrement CTR, branch and update LR if CTR non-zero	<b>bdnzl</b> target	<b>bcl 16,0,target</b>
Decrement CTR, branch absolute and update LR if CTR non-zero	<b>bdnzla</b> target	<b>bcla 16,0,target</b>
Decrement CTR, branch if false and CTR non-zero	<b>bdnzf</b> BI,target	<b>bc 0,BI,target</b>
Decrement CTR, branch absolute if false and CTR non-zero	<b>bdnzfa</b> BI,target	<b>bca 0,BI,target</b>
Decrement CTR, branch and update LR if false and CTR non-zero	<b>bdnzfl</b> BI,target	<b>bcl 0,BI,target</b>
Decrement CTR, branch absolute and update LR if false and CGRnon-zero	<b>bdnzfla</b> BI,target	<b>bcla 0,BI,target</b>
Decrement CTR, branch if true and CTR non-zero	<b>bdnzt</b> BI,target	<b>bc 8,BI,target</b>
Decrement CTR, branch absolute if true and CTR non-zero	<b>bdnzta</b> BI,target	<b>bca 8,BI,target</b>
Decrement CTR, branch and update LR if true and CTR non-zero	<b>bdnztl</b> BI,target	<b>bcl 8,BI,target</b>
Decrement CTR, branch absolute and update LR if true and CTR non-zero	<b>bdnztla</b> BI,target	<b>bcla 8,BI,target</b>
Decrement CTR, branch if CTR zero	<b>bdz</b> target	<b>bc 18,0,target</b>
Decrement CTR, branch absolute if CTR zero	<b>bdza</b> target	<b>bca 18,0,target</b>
Decrement CTR, branch and update LR if CTR zero	<b>bdzl</b> target	<b>bcl 18,0,target</b>
Decrement CTR, branch absolute and update LR if CTR zero	<b>bdzla</b> target	<b>bcla 18,0,target</b>
Decrement CTR, branch if false and CTR zero	<b>bdzf</b> BI,target	<b>bc 2,BI,target</b>
Decrement CTR, branch absolute if false and CTR zero	<b>bdzfa</b> BI,target	<b>bca 2,BI,target</b>
Decrement CTR, branch and update LR if false and CTR zero	<b>bdzfl</b> BI,target	<b>bcl 2,BI,target</b>
Decrement CTR, branch absolute and update LR if false and CTR zero	<b>bdzfla</b> BI,target	<b>bcla 2,BI,target</b>
Decrement CTR, branch if true and CTR zero	<b>bdzt</b> BI,target	<b>bc 10,BI,target</b>
Decrement CTR, branch absolute if true and CTR zero	<b>bdzta</b> BI,target	<b>bca 10,BI,target</b>
Decrement CTR, ranch and update LR if true and CTR zero	<b>bdztl</b> BI,target	<b>bcl 10,BI,target</b>

**Table 9-8 Simplified Mnemonics for  
bc, bca, bcl, and bcla Instructions (Continued)**



Operation	Simplified Mnemonic <sup>1</sup>	Equivalent To
Decrement CTR, branch absolute and update LR if true and CTR zero	<b>bdztla</b> BI,target	<b>bcla</b> 10,BI,target
Branch if equal	<b>beq</b> crX,target	<b>bc</b> 12, 4*crX+2,target
Branch absolute if equal	<b>beqa</b> crX,target	<b>bca</b> 12, 4*crX+2,target
Branch and update LR if equal	<b>beql</b> crX,target	<b>bcl</b> 12, 4*crX+2,target
Branch absolute and update LR if equal	<b>beqla</b> crX,target	<b>bcla</b> 12, 4*crX+2,target
Branch if false	<b>bf</b> BI,target	<b>bc</b> 4,BI,target
Branch if false	<b>bfa</b> BI,target	<b>bca</b> 4,BI,target
Branch and update LR if false	<b>bfl</b> BI,target	<b>bcl</b> 4,BI,target
Branch absolute and update LR if false	<b>bfla</b> BI,target	<b>bcla</b> 4,BI,target
Branch if greater than or equal to	<b>bge</b> crX,target	<b>bc</b> 4,4*crX,target
Branch absolute if greater than or equal to	<b>bgea</b> crX,target	<b>bca</b> 4,4*crX,target
Branch and update LR if greater than or equal to	<b>bgel</b> crX,target	<b>bcl</b> 4,4*crX,target
Branch absolute and update LR if greater than or equal to	<b>bgela</b> crX,target	<b>bcla</b> 4,4*crX,target
Branch if greater than	<b>bgt</b> crX,target	<b>bc</b> 12,4*crX+1,target
Branch absolute if greater than	<b>bgta</b> crX,target	<b>bca</b> 12,4*crX+1,target
Branch and update LR if greater than	<b>bgtl</b> crX,target	<b>bcl</b> 12,4*crX+1,target
Branch absolute and update LR if greater than	<b>bgtla</b> crX,target	<b>bcla</b> 12,4*crX+1,target
Branch if less than or equal to	<b>ble</b> crX,target	<b>bc</b> 4,4*crX+1,target
Branch absolute if less than or equal to	<b>blea</b> crX,target	<b>bca</b> 4,4*crX+1,target
Branch and update LR if less than or equal to	<b>blel</b> crX,target	<b>bcl</b> 4,4*crX+1,target
Branch absolute and update LR if less than or equal to	<b>blela</b> crX,target	<b>bcla</b> 4,4*crX+1,target
Branch if less than	<b>blt</b> crX,target	<b>bc</b> 12,4*crX,target
Branch absolute if less than	<b>blta</b> crX,target	<b>bca</b> 12,4*crX,target
Branch and update LR if less than	<b>bltl</b> crX,target	<b>bcl</b> 12,4*crX,target
Branch absolute and update LR if less than	<b>bltla</b> crX,target	<b>bcla</b> 12,4*crX,target
Branch if not equal to	<b>bne</b> crX,target	<b>bc</b> 4,4*crX+2,target
Branch absolute if not equal to	<b>bnea</b> crX,target	<b>bca</b> 4,4*crX+2,target
Branch and update LR if not equal to	<b>bnel</b> crX,target	<b>bcl</b> 4,4*crX+2,target
Branch absolute and update LR if not equal to	<b>bnela</b> crX,target	<b>bcla</b> 4,4*crX+2,target
Branch if not greater than	<b>bng</b> crX,target	<b>bc</b> 4,4*crX+1,target

**Table 9-8 Simplified Mnemonics for  
bc, bca, bcl, and bcla Instructions (Continued)**



Operation	Simplified Mnemonic <sup>1</sup>	Equivalent To
Branch absolute if not greater than	<b>bnga crX,target</b>	<b>bca 4,4*crX+1,target</b>
Branch and update LR if not greater than	<b>bnl crX,target</b>	<b>bcl 4,4*crX+1,target</b>
Branch absolute and update LR if not greater than	<b>bnla crX,target</b>	<b>bcla 4,4*crX+1,target</b>
Branch if not less than	<b>bnl crX,target</b>	<b>bc 4,4*crX,target</b>
Branch absolute if not less than	<b>bnla crX,target</b>	<b>bca 4,4*crX,target</b>
Branch and update LR if not less than	<b>bnll crX,target</b>	<b>bcl 4,4*crX,target</b>
Branch absolute and update LR if not less than	<b>bnlla crX,target</b>	<b>bcla 4,4*crX,target</b>
Branch if not summary overflow	<b>bns crX,target</b>	<b>bc 4,4*crX+3,target</b>
Branch absolute if not summary overflow	<b>bsa crX,target</b>	<b>bca 4,4*crX+3,target</b>
Branch and update LR if not summary overflow	<b>bsl crX,target</b>	<b>bcl 4,4*crX+3,target</b>
Branch absolute and update LR if not summary overflow	<b>bsla crX,target</b>	<b>bcla 4,4*crX+3,target</b>
Branch if not unordered	<b>bnu crX,target</b>	<b>bc 4,4*crX+3,target</b>
Branch absolute if not unordered	<b>bnu crX,target</b>	<b>bca 4,4*crX+3,target</b>
Branch and update LR if not unordered	<b>bnul crX,target</b>	<b>bcl 4,4*crX+3,target</b>
Branch absolute and update LR if not unordered	<b>bnula crX,target</b>	<b>bcla 4,4*crX+3,target</b>
Branch if summary overflow	<b>bs crX,target</b>	<b>bc 12,4*crX+3,target</b>
Branch absolute if summary overflow	<b>bsa crX,target</b>	<b>bca 12,4*crX+3,target</b>
Branch and update LR if summary overflow	<b>bsl crX,target</b>	<b>bcl 12,4*crX+3,target</b>
Branch absolute and update LR if summary overflow	<b>bsla crX,target</b>	<b>bcla 12,4*crX+3,target</b>
Branch if true	<b>bt BI,target</b>	<b>bc 12,BI,target</b>
Branch absolute if true	<b>bta BI,target</b>	<b>bca 12,BI,target</b>
Branch and update LR if true	<b>btl BI,target</b>	<b>bcl 12,BI,target</b>
Branch absolute and update LR if true	<b>btla BI,target</b>	<b>bcla 12,BI,target</b>
Branch if unordered	<b>bun crX,target</b>	<b>bc 12,4*crX+3,target</b>
Branch absolute if unordered	<b>buna crX,target</b>	<b>bca 12,4*crX+3,target</b>
Branch and update LR if unordered	<b>bunl crX,target</b>	<b>bcl 12,4*crX+3,target</b>
Branch and update LR if unordered	<b>bunla crX,target</b>	<b>bcla 12,4*crX+3,target</b>

**NOTES:**


1. If **crX** is not included in the operand list (for operations that use a **cr** field), **cr0** is assumed.

Refer to **APPENDIX E SIMPLIFIED MNEMONICS** for more information on simplified mnemonics.





bcctr	BO,BI	(LK=0)
bcctrl	BO,BI	(LK=1)



```
cond_ok ← BO[0] | (CR[BI] ≡ BO[1])
if cond_ok then
  NIA ← CTR[0:29] || 0b00
  if LK then
    LR ← CIA+4
```

The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is used as described above, and the branch target address is CTR[0:29] || 0b00.

If LK=1, the effective address of the instruction following the branch instruction is placed into the link register.

If the “decrement and test CTR” option is specified (BO[2]=0), the instruction form is invalid.

Other registers affected:

Link Register (LR) (if LK=1)

This instruction is defined by the PowerPC UISA.

Table 9-9 provides simplified mnemonics for the bcctr and bcctrl instructions. Refer to APPENDIX E SIMPLIFIED MNEMONICS for more information on simplified mnemonics.



**Table 9-9 Simplified Mnemonics for  
bcctr and bcctrl Instructions**

Operation	Simplified Mnemonic <sup>1</sup>	Equivalent To
Branch to CTR	<b>bctr</b>	<b>bcctr 20,0</b>
Branch to CTR and update LR	<b>bcctl</b>	<b>bcctrl 20,0</b>
Branch if equal to CTR	<b>beqctr crX</b>	<b>bcctr 12, 4*crX+2</b>
Branch if equal to CTR, update LR	<b>beqctrl crX</b>	<b>bcctrl 12, 4*crX+2</b>
Branch if false to CTR	<b>bfctr BI</b>	<b>bcctr 4,BI</b>
Branch if false to CTR, update LR	<b>bfctrl BI</b>	<b>bcctrl 4,BI</b>
Branch to CTR if greater than or equal to	<b>bgectr crX</b>	<b>bcctr 4,4*crX</b>
Branch to CTR if greater than or equal to, update LR	<b>bgectrl crX</b>	<b>bcctrl 4,4*crX</b>
Branch to CTR if greater than	<b>bgtctr crX</b>	<b>bcctr 12,4*crX+1</b>
Branch to CTR if greater than, update LR	<b>bgtctrl crX</b>	<b>bcctrl 12,4*crX+1</b>
Branch to CTR if less than or equal to	<b>blectr crX</b>	<b>bcctr 4,4*crX+1</b>
Branch to CTR if less than or equal to, update LR	<b>blectrl crX</b>	<b>bcctrl 4,4*crX+1</b>
Branch to CTR if less than	<b>bltctr crX</b>	<b>bcctr 12,4*crX</b>
Branch to CTR if less than, update LR	<b>bltctrl crX</b>	<b>bcctrl 12,4*crX</b>
Branch to CTR if not equal to	<b>bnectr crX</b>	<b>bcctr 4,4*crX+2</b>
Branch to CTR if not equal to, update LR	<b>bnectrl crX</b>	<b>bcctrl 4,4*crX+2</b>
Branch to CTR if not greater than	<b>bngctr crX</b>	<b>bcctr 4,4*crX+1</b>
Branch to CTR if not greater than, update LR	<b>bngctrl crX</b>	<b>bcctrl 4,4*crX+1</b>
Branch to CTR if not less than	<b>bnlctr crX</b>	<b>bcctr 4,4*crX</b>
Branch to CTR if not less than, update LR	<b>bnlctrl crX</b>	<b>bcctrl 4,4*crX</b>
Branch to CTR if not summary overflow	<b>bnscctr crX</b>	<b>bcctr 4,4*crX+3</b>
Branch to CTR if not summary overflow, update LR	<b>bnscctrl crX</b>	<b>bcctrl 4,4*crX+3</b>
Branch to CTR if not unordered	<b>bnuctr crX</b>	<b>bcctrl 4,4*crX+3</b>
Branch to CTR if not unordered, update LR	<b>bnuctrl crX</b>	<b>bcctrl 4,4*crX+3</b>
Branch to CTR if summary overflow	<b>bsocctr crX</b>	<b>bcctr 12,4*crX+3</b>
Branch to CTR if summary overflow, update LR	<b>bsocctrl crX</b>	<b>bcctrl 12,4*crX+3</b>
Branch to CTR if true	<b>btctr BI</b>	<b>bcctr 12,BI</b>
Branch to CTR if true, update LR	<b>btctrl BI</b>	<b>bcctrl 12,BI</b>
Branch to CTR if unordered	<b>bunctr crX</b>	<b>bcctr 12,4*crX+3</b>
Branch to CTR if unordered, update LR	<b>bunctrl crX</b>	<b>bcctrl 12,4*crX+3</b>

**NOTES:**

1. If **crX** is not included in the operand list (for operations that use a **cr** field), **cr0** is assumed.

# bclr<sub>x</sub>

Branch Conditional to Link Register


# bclr<sub>x</sub>

Branch Processing Unit



**bclr** BO,BI (LK=0)  
**bclrl** BO,BI (LK=1)

Reserved



```
if ¬ BO[2] then
    CTR ← CTR-1
    ctr_ok ← BO[2] | ((CTR[0] ⊕ BO[3])
    cond_ok ← BO[0] | (CR[BI] ≡ BO[1])
    if ctr_ok & cond_ok then
        NIA ← LR[0:29] || 0b00
    if LK then
        LR ← CIA+4
```

The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is used as described above, and the branch target address is LR[0:29] || 0b00.

If LK=1 then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers affected:

Count Register (CTR) (if BO[2]=0)  
Link Register (LR) (if LK=1)

This instruction is defined by the PowerPC UISA.



**Table 9-10 Simplified Mnemonics for  
bclr and bclrl Instructions**

Operation	Simplified Mnemonic <sup>1</sup>	Equivalent To
Decrement CTR, branch to LR if false and CTR non-zero	<b>bdnzflr BI</b>	<b>bclr 0,BI</b>
Decrement CTR, branch to LR if false and CTR non-zero, update LR	<b>bdnzflrl BI</b>	<b>bclrl 0,BI</b>
Decrement CTR, branch to LR if CTR non-zero	<b>bdnzlr</b>	<b>bclr 16,0</b>
Decrement CTR, branch to LR if CTR non-zero, update LR	<b>bdnzlrl</b>	<b>bclrl 16,0</b>
Decrement CTR, branch to LR if true and CTR non-zero	<b>bdnztlr BI</b>	<b>bclr 8,BI</b>
Decrement CTR, branch to LR if true and CTR non-zero, update LR	<b>bdnztlrl BI</b>	<b>bclrl 8,BI</b>
Decrement CTR, branch to LR if false and CTR zero	<b>bdzflr BI</b>	<b>bclr 2,BI</b>
Decrement CTR, branch to LR if false and CTR zero, update LR	<b>bdzflrl BI</b>	<b>bclrl 2,BI</b>
Decrement CTR, branch to LR if CTR zero	<b>bdzlr</b>	<b>bclr 18,0</b>
Decrement CTR, branch to LR if CTR zero, update LR	<b>bdzlrl</b>	<b>bclrl 18,0</b>
Decrement CTR, branch to LR if true and CTR zero	<b>bdztlr BI</b>	<b>bclr 10,BI</b>
Decrement CTR, branch to LR if true and CTR zero, update LR	<b>bdztlrl BI</b>	<b>bclrl 10,BI</b>
Branch to LR if equal	<b>beqlr crX</b>	<b>bclr 12, 4*crX+2</b>
Branch to LR if equal, update LR	<b>beqlrl crX</b>	<b>bclrl 12, 4*crX+2</b>
Branch to LR if false	<b>bflr BI</b>	<b>bclr 4,BI</b>
Branch to LR if false, update LR	<b>bflrl BI</b>	<b>bclrl 4,BI</b>
Branch to LR if greater than or equal to	<b>bgelr crX</b>	<b>bclr 4,4*crX</b>
Branch to LR if greater than or equal to, update LR	<b>bgelrl crX</b>	<b>bclrl 4,4*crX</b>
Branch to LR if greater than	<b>bgtlr crX</b>	<b>bclr 12,4*crX+1</b>
Branch to LR if greater than, update LR	<b>bgtlrl crX</b>	<b>bclrl 12,4*crX+1</b>
Branch to LR if less than or equal to	<b>blelr crX</b>	<b>bclr 4,4*crX+1</b>
Branch to LR if less than or equal to, update LR	<b>blelrl crX</b>	<b>bclrl 4,4*crX+1</b>
Branch to LR	<b>blr</b>	<b>bclr 20,0</b>
Branch to LR, update LR	<b>blrl</b>	<b>bclrl 20,0</b>
Branch to LR if less than	<b>bltlr crX</b>	<b>bclr 12,4*crX</b>
Branch to LR if less than, update LR	<b>bltlrl crX</b>	<b>bclrl 12,4*crX</b>

**Table 9-10 Simplified Mnemonics for  
bclr and bclrl Instructions (Continued)**



Operation	Simplified Mnemonic <sup>1</sup>	Equivalent To
Branch to LR if not equal to	<b>bnclr crX</b>	<b>bclr 4,4*crX+2</b>
Branch to LR if not equal to, update LR	<b>bnclrl crX</b>	<b>bclrl 4,4*crX+2</b>
Branch to LR if not greater than	<b>bnglcr crX</b>	<b>bclr 4,4*crX+1</b>
Branch to LR if not greater than, update LR	<b>bnglrl crX</b>	<b>bclrl 4,4*crX+1</b>
Branch to LR if not less than	<b>bnllcr crX</b>	<b>bclr 4,4*crX</b>
Branch to LR if not less than, update LR	<b>bnllrl crX</b>	<b>bclrl 4,4*crX</b>
Branch to LR if not summary overflow	<b>bnslcr crX</b>	<b>bclr 4,4*crX+3</b>
Branch to LR if not summary overflow, update LR	<b>bnslrl crX</b>	<b>bclrl 4,4*crX+3</b>
Branch to LR if not unordered	<b>bnulcr crX</b>	<b>bclr 4,4*crX+3</b>
Branch to LR if not unordered, update LR	<b>bnulrl crX</b>	<b>bclrl 4,4*crX+3</b>
Branch to LR if summary overflow	<b>bsolcr crX</b>	<b>bclr 12,4*crX+3</b>
Branch to LR if summary overflow, update LR	<b>bsolrl crX</b>	<b>bclrl 12,4*crX+3</b>
Branch to LR if true	<b>btldr BI</b>	<b>bclr 12,BI</b>
Branch to LR if true, update LR	<b>btlrl BI</b>	<b>bclrl 12,BI</b>
Branch to LR if unordered	<b>bunlcr crX</b>	<b>bclr 12,4*crX+3</b>
Branch to LR if unordered, update LR	<b>bunlrl crX</b>	<b>bclrl 12,4*crX+3</b>

NOTES:


1. If **crX** is not included in the operand list (for operations that use a **cr** field), **cr0** is assumed.

Refer to **APPENDIX E SIMPLIFIED MNEMONICS** for more information on simplified mnemonics.



**cmp**                      **crfD,L,rA,rB**

  Reserved



```

a ← (rA)
b ← (rB)
if a < b then
    c ← 0b100
else
    if a > b then
        c ← 0b010
    else
        c ← 0b001
CR[4*crfD:4*crfD+3] ← c || XER[SO]
    
```

The contents of **rA** are compared with the contents of **rB**, treating the operands as signed integers. The result of the comparison is placed into CR Field **crfD**.

The L operand controls whether **rA** and **rB** are treated as 32-bit operands (L=0) or 64-bit operands (L=1). For 32-bit PowerPC implementations such as the RCPU, if L=1, the instruction form is invalid.

Other registers altered:

- Condition Register (CR Field specified by operand **crfD**):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.

**Table 9-11 Simplified Mnemonics for cmp Instruction**

Operation	Simplified Mnemonic	Equivalent To
Compare word	<b>cmpw crfD, rA,rB</b> <b>cmp crfD, rA,rB</b>	<b>cmp crfD, 0, rA,rB</b>
Compare word, place result in CR0	<b>cmpw rA,rB</b> <b>cmp rA,rB</b>	<b>cmp 0, 0, rA,rB</b>


# cmpi

Compare Immediate



**cmpi**      **crfD,L,rA,SIMM**

Reserved



```

a ← (rA)
if a < EXTS(SIMM) then
    c ← 0b100
else
    if a > EXTS(SIMM) then
        c ← 0b010
    else
        c ← 0b001
CR[4*crfD:4*crfD+3] ← c || XER[SO]

```

The contents of **rA** are compared with the sign-extended value of the SIMM field, treating the operands as signed integers. The result of the comparison is placed into CR Field **crfD**.

The L operand controls whether **rA** and **rB** are treated as 32-bit operands (L=0) or 64-bit operands (L=1). For 32-bit PowerPC implementations such as the RCPU, if L=1, the instruction form is invalid.

Other registers altered:

- Condition Register (CR Field specified by operand **crfD**):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.


**Table 9-12 Simplified Mnemonics for cmpi Instruction**

Operation	Simplified Mnemonic	Equivalent To
Compare word immediate	<b>cmpwi crf,rA,value</b> <b>cmpi crfD, rA,value</b>	<b>cmpi crfD, 0, rA,value</b>
Compare word immediate, place result in CR0	<b>cmpwi rA,value</b> <b>cmpi rA,value</b>	<b>cmpi 0, 0, rA,value</b>



**cmpl**                      **crfD,L,rA,rB**

Reserved



```

a ← (rA)
b ← (rB)
if a < U b then
    c ← 0b100
else
    if a >U b then
        c ← 0b010
    else
        c ← 0b001
CR[4*crfD:4*crfD+3] ← c || XER[SO]
    
```

The contents of **rA** are compared with the contents of **rB**, treating the operands as unsigned integers. The result of the comparison is placed into CR Field **crfD**.

The **L** operand controls whether **rA** and **rB** are treated as 32-bit operands (**L**=0) or 64-bit operands (**L**=1). For 32-bit PowerPC implementations such as the RCP, if **L**=1, the instruction form is invalid.

Other registers altered:

- Condition Register (CR Field specified by operand **crfD**):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.

**Table 9-13 Simplified Mnemonics for cmpl Instruction**

Operation	Simplified Mnemonic	Equivalent To
Compare word logical	<b>cmplw crfD, rA,rB</b> <b>cmpl crfD, rA,rB</b>	<b>cmpl crfD, 0, rA,rB</b>
Compare word logical, place result in CR0	<b>cmplw rA,rB</b> <b>cmpl rA,rB</b>	<b>cmpl 0, 0, rA,rB</b>



# cmpli


Compare Logical Immediate

**cmpli**  
Integer Unit



**cmpli**      **crfD,L,rA,UIMM**

Reserved



```

a ← (rA)
b ← (rB)
if a <U (0x0000 || UIMM) then
    c ← 0b100
else
    if a >U (0x0000 || UIMM) then
        c ← 0b010
    else
        c ← 0b001
CR[4*crfD:4*crfD+3] ← c || XER[SO]
    
```

The contents of **rA** are compared with 0x0000 || UIMM, treating the operands as unsigned integers. The result of the comparison is placed into CR Field **crfD**.

The L operand controls whether **rA** and **rB** are treated as 32-bit operands (L=0) or 64-bit operands (L=1). For 32-bit PowerPC implementations such as the RCPU, if L=1, the instruction form is invalid.

Other registers altered:

- Condition Register (CR Field specified by operand **crfD**):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.

**Table 9-14 Simplified Mnemonics for cmpli Instruction**

Operation	Simplified Mnemonic	Equivalent To
Compare word logical immediate	<b>cmplwi</b> crfD,rA,value <b>cmpli</b> crfD,rA,value	<b>cmpli</b> crfD,0,rA,value
Compare word logical immediate, place result in CR0	<b>cmplwi</b> rA,value <b>cmpli</b> rA,value	<b>cmpli</b> 0,0,rA,value

# cntlzw<sub>x</sub>

Count Leading Zeros Word


# cntlzw<sub>x</sub>

Integer Unit



**cntlzw**                      **rA,rS**                      (**Rc=0**)  
**cntlzw.**                      **rA,rS**                      (**Rc=1**)

 Reserved



```
n ← 0
do while n < 32
    if rS[n]=1 then leave
    n ← n+1
rA ← n
```

A count of the number of consecutive zero bits starting at bit 0 of **rS** is placed into **rA**. This number ranges from 0 to 32, inclusive.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if **Rc=1**)

For count leading zeros instructions, if **Rc=1** then LT is cleared to zero in the CR0 field.

This instruction is defined by the PowerPC UISA.

# crand

Condition Register AND


# crand

Branch Processor Unit



**crand**      **crbD,crbA,crbB**

 Reserved



$CR[crbD] \leftarrow CR[crbA] \& CR[crbB]$

The bit in the condition register specified by **crbA** is ANDed with the bit in the condition register specified by **crbB**. The result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:  
Affected: Bit specified by operand **crbD**

This instruction is defined by the PowerPC UISA.

# crandc

Condition Register AND with Complement


# crandc

Branch Processor Unit



**crandc**    **crbD,crbA,crbB**

 Reserved



$$CR[crbD] \leftarrow CR[crbA] \& \neg CR[crbB]$$

The bit in the condition register specified by **crbA** is ANDed with the complement of the bit in the condition register specified by **crbB** and the result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:  
Affected: Bit specified by operand **crbD**

This instruction is defined by the PowerPC UISA.

# creqv

Condition Register Equivalent


# creqv

Branch Processor Unit



**creqv**      **crbD,crbA,crbB**

 Reserved



$CR[crbD] \leftarrow CR[crbA] \oplus CR[crbB]$

The bit in the condition register specified by **crbA** is XORed with the bit in the condition register specified by **crbB** and the complemented result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand **crbD**

This instruction is defined by the PowerPC UISA.

**Table 9-15 Simplified Mnemonics for creqv Instruction**

Operation	Simplified Mnemonic	Equivalent To
Condition register set	<b>crset crbD</b>	<b>creqv crbD,crbD,crbD</b>

# crnand

Condition Register NAND


# crnand

Branch Processor Unit



**crnand**    **crbD,crbA,crbB**

 Reserved



$$CR[crbD] \leftarrow \neg (CR[crbA] \& CR[crbB])$$

The bit in the condition register specified by **crbA** is ANDed with the bit in the condition register specified by **crbB** and the complemented result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:  
Affected: Bit specified by operand **crbD**

This instruction is defined by the PowerPC UISA.

# crnor

Condition Register NOR

# crnor

Branch Processor Unit



**crnor**      **crbD,crbA,crbB**

 Reserved

0x13					crbD					crbA					crbB					0x21												0		
0					5	6				10	11				15	16				20	21												30	31

$$CR[crbD] \leftarrow \neg (CR[crbA] \mid CR[crbB])$$

The bit in the condition register specified by **crbA** is ORed with the bit in the condition register specified by **crbB** and the complemented result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:  
Affected: Bit specified by operand **crbD**

This instruction is defined by the PowerPC UISA.

**Table 9-16 Simplified Mnemonics for crnor Instruction**

Operation	Simplified Mnemonic	Equivalent To
Condition register NOT	<b>crrnot crbD, crbA</b>	<b>crnor crbD,crbA,crbA</b>

# cror

Condition Register OR


# cror

Branch Processor Unit



**cror**      **crbD,crbA,crbB**

 Reserved



$CR[crbD] \leftarrow CR[crbA] \mid CR[crbB]$

The bit in the condition register specified by **crbA** is ORed with the bit in the condition register specified by **crbB**. The result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:  
Affected: Bit specified by operand **crbD**

This instruction is defined by the PowerPC UISA.

**Table 9-17 Simplified Mnemonics for cror Instruction**

Operation	Simplified Mnemonic	Equivalent To
Condition register move	<b>crmove crbD, crbA</b>	<b>cror crbD,crbA,crbA</b>



# crorc

Condition Register OR with Complement

# crorc

Branch Processor Unit



**crorc**      **crbD,crbA,crbB**

 Reserved

0x13					crbD					crbA					crbB					0x1A1												0		
0					5	6				10	11				15	16				20	21												30	31

$$CR[crbD] \leftarrow CR[crbA] \mid \neg CR[crbB]$$

The bit in the condition register specified by **crbA** is ORed with the complement of the condition register bit specified by **crbB** and the result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:  
Affected: Bit specified by operand **crbD**

This instruction is defined by the PowerPC UISA.

# crxor

Condition Register XOR


# crxor

Branch Processor Unit



**crxor**      **crbD,crbA,crbB**

Reserved



$$CR[crbD] \leftarrow CR[crbA] \oplus CR[crbB]$$

The bit in the condition register specified by **crbA** is XORed with the bit in the condition register specified by **crbB** and the result is placed into the condition register bit specified by **crbD**.

Other registers altered:

- Condition Register:  
Affected: Bit specified by **crbD**

This instruction is defined by the PowerPC UISA.

**Table 9-18 Simplified Mnemonics for crxor Instruction**

Operation	Simplified Mnemonic	Equivalent To
Condition register clear	crclr crbD	crxor crbD,crbD,crbD

# divwx


Divide Word

# divwx

Integer Unit



<b>divw</b>	<b>rD,rA,rB</b>	(OE=0 Rc=0)
<b>divw.</b>	<b>rD,rA,rB</b>	(OE=0 Rc=1)
<b>divwo</b>	<b>rD,rA,rB</b>	(OE=1 Rc=0)
<b>divwo.</b>	<b>rD,rA,rB</b>	(OE=1 Rc=1)



$\text{dividend} \leftarrow (\text{rA})$   
 $\text{divisor} \leftarrow (\text{rB})$   
 $\text{rD} \leftarrow \text{dividend} \div \text{divisor}$

Register **rA** is the 32-bit dividend. Register **rB** is the 32-bit divisor. A 32-bit quotient is formed and placed into **rD**. The remainder is not supplied as a result.

Both operands are interpreted as signed integers. The quotient is the unique signed integer that satisfies the following:

$$\text{dividend} = (\text{quotient times divisor}) + r$$

where

$$0 \leq r < |\text{divisor}|$$

if the dividend is non-negative, and

$$-|\text{divisor}| < r \leq 0$$

if the dividend is negative.

If an attempt is made to perform any of the divisions

$$0x8000\ 0000 / -1$$

$$\text{<anything>} / 0$$

then the following conditions result:

- The contents of **rD** are undefined.
- If **Rc** = 1, the contents of the LT, GT, and EQ bits of the CR0 field are undefined.
- If **OE** = 1, then **OV** is set to 1.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if **Rc**=1)

- XER:

Affected: SO, OV

(if OE=1)



The 32-bit signed remainder of dividing **rA** by **rB** can be computed as follows, except in the case that **rA**= 0x8000 0000 and **rB**=-1:

**divw**      **rD,rA,rB**      # **rD**=quotient

**mull**      **rD,rD,rB**      # **rD**=quotient\*divisor

**subf**      **rD,rD,rA**      # **rD**=remainder

This instruction is defined by the PowerPC UISA.



<b>divwu</b>	<b>rD,rA,rB</b>	(OE=0 Rc=0)
<b>divwu.</b>	<b>rD,rA,rB</b>	(OE=0 Rc=1)
<b>divwuo</b>	<b>rD,rA,rB</b>	(OE=1 Rc=0)
<b>divwuo.</b>	<b>rD,rA,rB</b>	(OE=1 Rc=1)

0x1F	D	A	B	OE	0x1CB	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$\text{dividend} \leftarrow (\text{rA})$   
 $\text{divisor} \leftarrow (\text{rB})$   
 $\text{rD} \leftarrow \text{dividend} \div \text{divisor}$

The dividend is the contents of **rA**. The divisor is the contents of **rB**. A 32-bit quotient is formed and placed into **rD**. The remainder is not supplied as a result.

Both operands are interpreted as unsigned integers, except that if  $R_c = 1$  the first three bits of the CR0 field are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies the following:

$$\text{dividend} = (\text{quotient} * \text{divisor}) + r$$

where

$$0 \leq r < \text{divisor}.$$

If an attempt is made to divide by zero, then the following conditions result:

- The contents of **rD** are undefined.
- If  $R_c = 1$ , the contents of the LT, GT, and EQ bits of the CR0 field are undefined.
- If  $OE = 1$ , then OV is set to 1.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if  $R_c=1$ )
- XER:  
Affected: SO, OV (if  $OE=1$ )

The 32-bit unsigned remainder of dividing **rA** by **rB** can be computed as follows:

**divwu**    **rD,rA,rB**            # **rD**=quotient  
**mull**     **rD,rD,rB**            # **rD**=quotient\*divisor  
**subf**      **rD,rD,rA**            # **rD**=remainder

This instruction is defined by the PowerPC UISA.



☐ Reserved

0x1F	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0x356	0
0	5 6	10 11	15 16	20 21	30 31

The **eieio** instruction provides an ordering function for the effects of load and store instructions executed by a given processor. Executing an **eieio** instruction ensures that all memory accesses previously initiated by the given processor are complete with respect to main memory before any memory accesses subsequently initiated by the given processor access main memory.

The **eieio** instruction orders loads from cache-inhibited memory.

Other registers altered:

- None


The **eieio** instruction is intended for use only in performing memory-mapped I/O operations and to prevent load/store combining operations in main memory. It can be thought of as placing a barrier into the stream of memory accesses issued by a processor, such that any given memory access appears to be on the same side of the barrier to both the processor and the I/O device.

The **eieio** instruction may complete before previously initiated memory accesses have been performed with respect to other processors and mechanisms.

This instruction is defined by the PowerPC VEA.



**eqv**                      **rA,rS,rB**                      (**Rc=0**)  
**eqv.**                      **rA,rS,rB**                      (**Rc=1**)



$$rA \leftarrow ((rS) \equiv (rB))$$

The contents of **rS** are XORed with the contents of **rB** and the complemented result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
     Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

# extsbx

Extend Sign Byte

# extsbx


Integer Unit



**extsb**                      **rA,rS**                      (**Rc=0**)

**extsb.**                      **rA,rS**                      (**Rc=1**)

☐ Reserved



$S \leftarrow rS[24]$

$rA[24:31] \leftarrow rS[24:31]$

$rA[0:23] \leftarrow (24)S$

The contents of **rS[24:31]** are placed into **rA[24:31]**. Bit 24 of **rS** is placed into **rA[0:23]**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if **Rc=1**)


This instruction is defined by the PowerPC UISA.





**extsh**                      **rA,rS**                      (Rc=0)  
**extsh.**                      **rA,rS**                      (Rc=1)

Reserved



$S \leftarrow rS[16]$   
 $rA[16:31] \leftarrow rS[16:31]$   
 $rA[0:15] \leftarrow (16)S$

The contents of  $rS[16:31]$  are placed into  $rA[16:31]$ . Bit 16 of  $rS$  is placed into  $rA[0:15]$ .

Other registers altered:

- Condition Register (CR0 Field):  
 Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

fabs


fabs.

frD,frB

frD,frB

(Rc=0)

(Rc=1)



The contents of **frB** with bit 0 cleared to zero are placed into **frD**.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX (if Rc=1)

This instruction is defined by the PowerPC UISA.



**fadd**                      **frD,frA,frB**                      (Rc=0)  
**fadd.**                      **frD,frA,frB**                      (Rc=1)

Reserved

0x3F	D	A	B	0 0 0 0 0	0x15	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

The floating-point operand in **frA** is added to the floating-point operand in **frB**. If the most significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits in the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI

This instruction is defined by the PowerPC UISA.

# faddsx

Floating-Point Add (Single-Precision)

# faddsx

Floating-Point Unit



**fadds**                    **frD,frA,frB**                    (Rc=0)  
**fadds.**                    **frD,frA,frB**                    (Rc=1)

☐ Reserved

0x3B	D	A	B	0 0 0 0 0	0x15	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

The floating-point operand in **frA** is added to the floating-point operand in **frB**. If the most significant bit of the resultant significand is not a one, the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits in the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one. FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:


- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                    (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI

This instruction is defined by the PowerPC UIA.



**fcmpo**

**crfD,frA,frB**



```

if (frA) is a NaN or (frB) is a NaN
    then c ← 0b001
else if (frA) < (frB) then c ← 0b1000
else if (frA) > (frB) then c ← 0b0100
else c ← 0b0010
FPSCR[FPCC] ← c
CR[4*crfD: 4*crfD+3] ← c
if (frA) is an SNaN or (frB) is an SNaN
    then FPSCR[VXSNAN] ← 1
    if VE=0 then FPSCR[VXVC] ← 1
else if (frA) is a QNaN or (frB) is a QNaN
    then FPSCR[VXVC] ← 1
    
```

The floating-point operand in **frA** is compared to the floating-point operand in **frB**. The result of the compare is placed into CR Field **crfD** and FPSCR[FPCC].

If at least one of the operands is a NaN, either quiet or signaling, then CR Field **crfD** and FPSCR[FPCC] are set to reflect unordered. If at least one of the operands is a signaling NaN, then FPSCR[VXSNAN] is set, and if invalid operation is disabled (FPSCR[VE]=0) then FPSCR[VXVC] is set. If neither operand is a signaling NaN, but at least one is a QNaN, then FPSCR[VXVC] is set.


Other registers altered:

- Condition Register (CR Field specified by operand **crfD**):  
Affected: FX, FEX, VX, OX
- Floating-Point Status and Control Register:  
Affected: FPCC, FX, VXSNAN, VXVC

This instruction is defined by the PowerPC UISA.



**fcmphu**      **crfD,frA,frB**



```

if (frA) is a NaN or (frB) is a NaN
    then c ← 0b001
else if (frA) < (frB) then c ← 0b1000
else if (frA) > (frB) then c ← 0b0100
else c ← 0b0010
FPSCR[FPCC] ← c
CR[4*crfD: 4*crfD+3] ← c
if (frA) is an SNaN or (frB) is an SNaN
    then FPSCR[VXSNAN] ← 1
    
```

The floating-point operand in register **frA** is compared to the floating-point operand in register **frB**. The result of the compare is placed into CR Field **crfD** and into FPSCR[FPCC].

If at least one of the operands is a NaN, either quiet or signaling, then CR Field **crfD** and FPSCR[FPCC] are set to reflect unordered. If at least one of the operands is a signaling NaN, then FPSCR[VXSNAN] is set.

Other registers altered:


- Condition Register (CR Field specified by operand **crfD**):  
Affected: FX, FEX, VX, OX
- Floating-Point Status and Control Register:  
Affected: FPCC, FX, VXSNAN

This instruction is defined by the PowerPC UISA.



**fctiw**                      **frD,frB**                      (Rc=0)  
**fctiw.**                      **frD,frB**                      (Rc=1)

☐ Reserved



The floating-point operand in register **frB** is converted to a 32-bit signed integer, using the rounding mode specified by FPSCR[RN], and placed in of **frD**[32:63]. **frD**[0:31] are undefined.

If the contents of **frB** is greater than  $2^{31}-1$ , **frD**[32:63] are set to 0x7FFF FFFF.

If the contents of **frB** is less than  $-2^{31}$ , **frD**[32:63] are set to 0x8000 0000.

The conversion is described fully in [APPENDIX C FLOATING-POINT MODELS AND CONVERSIONS](#).

Except for trap-enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF (undefined), FR, FI, FX, XX, VXSNaN, VXCvI

This instruction is defined by the PowerPC UISA.

# fctiwzx

Floating-Point Convert to Integer Word with Round toward Zero

# fctiwzx


Floating-Point Unit



**fctiwz**                      **frD,frB**                      (Rc=0)

**fctiwz.**                      **frD,frB**                      (Rc=1)

 Reserved



The floating-point operand in register **frB** is converted to a 32-bit signed integer, using the rounding mode round toward zero, and placed in bits 32:63 of **frD**. **frD**[0:31] are undefined.

If the operand in **frB** is greater than  $2^{31}-1$ , **frD**[32:63] are set to 0x7FFF FFFF.

If the operand in **frB** is less than  $-2^{31}$ , **frD**[32:63] are set to 0x8000 0000.

The conversion is described fully in [APPENDIX C FLOATING-POINT MODELS AND CONVERSIONS](#).

Except for trap-enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF (undefined), FR, FI, FX, XX, VXSNaN, VXCVI

This instruction is defined by the PowerPC UISA.



# fdivx

Floating-Point Divide

# fdivx

Floating-Point Unit



**fdiv**                      **frD,frA,frB**                      (Rc=0)  
**fdiv.**                      **frD,frA,frB**                      (Rc=1)

☐ Reserved

0x3F	D	A	B	0 0 0 0 0	0x12	Rc
0                      5   6	10 11	15 16	20 21	25 26	30 31	

The floating-point operand in register **frA** is divided by the floating-point operand in register **frB**. No remainder is preserved.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

Floating-point division is based on exponent subtraction and division of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1 and zero divide exceptions when FPSCR[ZE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, ZX, XX, VXSNaN, VXIDI, VXZDZ

This instruction is defined by the PowerPC UISA.

# fdivsx

Floating-Point Divide Single-Precision

# fdivsx

Floating-Point Unit



**fdivs**                      **frD,frA,frB**                      (Rc=0)

**fdivs.**                      **frD,frA,frB**                      (Rc=1)

☐ Reserved

0x3B	D	A	B	0 0 0 0 0	0x12	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

The floating-point operand in register **frA** is divided by the floating-point operand in register **frB**. No remainder is preserved.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

Floating-point division is based on exponent subtraction and division of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1 and zero divide exceptions when FPSCR[ZE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, ZX, XX, VXSNaN, VXIDI, VXZDZ

This instruction is defined by the PowerPC UISA.

# fmaddx

Floating-Point Multiply-Add

# fmaddx

Floating-Point Unit



**fmadd**      **frD,frA,frC,frB**      (Rc=0)

**fmadd.**      **frD,frA,frC,frB**      (Rc=1)

0x3F					D					A					B					C					0x1D					Rc
0		5		6		10		11		15		16		20		21		25		26		30		31						

The following operation is performed:

$$\mathbf{frD} \leftarrow [(\mathbf{frA}) * (\mathbf{frC})] + (\mathbf{frB})$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is added to this intermediate result.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.

# fmaddsx

Floating-Point Multiply-Add Single-Precision

# fmaddsx

Floating-Point Unit



**fmadds**     **frD,frA,frC,frB**                      (Rc=0)

**fmadds.**    **frD,frA,frC,frB**                      (Rc=1)

0x3B						D						A						B						C						0x1D						Rc	
0						5	6					10	11					15	16					20	21					25	26					30	31

The following operation is performed:

$$\mathbf{frD} \leftarrow [(\mathbf{frA}) * (\mathbf{frC})] + (\mathbf{frB})$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is added to this intermediate result.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.

# fmr<sub>x</sub>

Floating-Point Move Register


# fmr<sub>x</sub>

Floating-Point Unit



**fmr**                      **frD,frB**                      (Rc=0)  
**fmr.**                      **frD,frB**                      (Rc=1)

☐ Reserved



The contents of register **frB** are placed into **frD**.

Other registers altered:

- Condition Register (CR1 Field):  
 Affected: FX, FEX, VX, OX                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

# fmsubx

Floating-Point Multiply-Subtract

# fmsubx

Floating-Point Unit



**fmsub**      **frD,frA,frC,frB**      (Rc=0)

**fmsub.**      **frD,frA,frC,frB**      (Rc=1)

0x3F					D					A					B					C					0x1C					Rc	
0					5	6				10	11				15	16				20	21				25	26				30	31

The following operation is performed:

$$\text{frD} \leftarrow [(\text{frA}) * (\text{frC})] - (\text{frB})$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is subtracted from this intermediate result.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.

# fmsubsx

Floating-Point Multiply-Subtract (Single-Precision)

# fmsubsx

Floating-Point Unit



**fmsubs**      **frD,frA,frC,frB**                      (Rc=0)

**fmsubs.**     **frD,frA,frC,frB**                      (Rc=1)

0x3B					D					A					B					C					0x1C					Rc
0		5		6		10		11		15		16		20		21		25		26		30		31						

The following operation is performed:

$$\mathbf{frD} \leftarrow [(\mathbf{frA}) * (\mathbf{frC})] - (\mathbf{frB})$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is subtracted from this intermediate result.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.

# fmulx

Floating-Point Multiply

# fmulx

Floating-Point Unit



**fmul**                      **frD,frA,frC**                      (Rc=0)  
**fmul.**                      **frD,frA,frC**                      (Rc=1)

Reserved

0x3F	D	A	0 0 0 0 0	C	0x19	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXIMZ

This instruction is defined by the PowerPC UISA.



# fmulsx

Floating-Point Multiply Single-Precision

# fmulsx

Floating-Point Unit



**fmuls**                      **frD,frA,frC**                      (Rc=0)  
**fmuls.**                      **frD,frA,frC**                      (Rc=1)

☐ Reserved

0x3B	D	A	0 0 0 0 0	C	0x19	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**.

If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.


Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXIMZ

This instruction is defined by the PowerPC UISA.

**fnabsx**  
 Floating-Point Negative Absolute Value

**fnabs**                      **frD,frB**                      (Rc=0)  
**fnabs.**                      **frD,frB**                      (Rc=1)



The contents of register **frB**, with bit 0 set to one, are placed into **frD**.


Other registers altered:

- Condition Register (CR1 Field):  
 Affected: FX, FEX, VX, OX                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

<b>fneg</b>	<b>frD,frB</b>	(Rc=0)
<b>fneg.</b>	<b>frD,frB</b>	(Rc=1)

 Reserved



The contents of register **frB**, with bit 0 inverted, are placed into **frD**.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX (if Rc=1)

This instruction is defined by the PowerPC UISA.

# fnmaddx

Floating-Point Negative Multiply-Add

# fnmaddx

Floating-Point Unit



**fnmadd**     **frD,frA,frC,frB**                      (Rc=0)

**fnmadd.**    **frD,frA,frC,frB**                      (Rc=1)

0x3F					D					A					B					C					0x1F					Rc
0		5		6		10		11		15		16		20		21		25		26		30		31						

The following operation is performed:

$$\text{frD} \leftarrow -([\text{frA} * (\text{frC})] + (\text{frB}))$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is added to this intermediate result. If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **frD**.

This instruction produces the same result as would be obtained by using the floating-point multiply-add instruction and then negating the result, with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.

# fnmaddsx

Floating-Point Negative Multiply-Add Single-Precision

# fnmaddsx

Floating-Point Unit



**fnmadds**    **frD,frA,frC,frB**                      (Rc=0)

**fnmadds.**   **frD,frA,frC,frB**                      (Rc=1)

0x3B					D					A					B					C					0x1F					Rc
0		5		6		10		11		15		16		20		21		25		26		30		31						

The following operation is performed:

$$\mathbf{frD} \leftarrow -([\mathbf{frA} * \mathbf{frC}] + \mathbf{frB})$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is added to this intermediate result. If an operand is a denormalized number then it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **frD**.

This instruction produces the same result as would be obtained by using the floating-point multiply-add instruction and then negating the result, with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.



**fnmsub**     **frD,frA,frC,frB**                      (Rc=0)

**fnmsub.**    **frD,frA,frC,frB**                      (Rc=1)

0x3F		D		A		B		C		0x1E		Rc
0	5	6	10	11	15	16	20	21	25	26	30	31

The following operation is performed:

$$\text{frD} \leftarrow -([\text{frA} * (\text{frC})] - (\text{frB}))$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is subtracted from this intermediate result.

If an operand is a denormalized number, it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not one, the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **frD**.

This instruction produces the same result obtained by negating the result of a floating multiply-subtract instruction with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field)  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.

# fnmsubsx

Floating-Point Negative Multiply-Subtract Single-Precision

# fnmsubsx

Floating-Point Unit



**fnmsubs**    **frD,frA,frC,frB**                      (Rc=0)

**fnmsubs.**   **frD,frA,frC,frB**                      (Rc=1)

0x3B					D					A					B					C					0x1E					Rc
0		5		6		10		11		15		16		20		21		25		26		30		31						

The following operation is performed:

$$\mathbf{frD} \leftarrow -([\mathbf{frA} * \mathbf{frC}] - \mathbf{frB})$$

The floating-point operand in register **frA** is multiplied by the floating-point operand in register **frC**. The floating-point operand in register **frB** is subtracted from this intermediate result.

If an operand is a denormalized number, it is prenormalized before the operation is started. If the most significant bit of the resultant significand is not one, the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR, then negated and placed into **frD**.

This instruction produces the same result obtained by negating the result of a floating multiply-subtract instruction with the following exceptions:

- QNaNs propagate with no effect on their sign bit.
- QNaNs that are generated as the result of a disabled invalid operation exception have a sign bit of zero.
- SNaNs that are converted to QNaNs as the result of a disabled invalid operation exception retain the sign bit of the SNaN.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:


- Condition Register (CR1 Field)  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI, VXIMZ

This instruction is defined by the PowerPC UISA.



<b>frsp</b>	<b>frD,frB</b>	(Rc=0)
<b>frsp.</b>	<b>frD,frB</b>	(Rc=1)

 Reserved



If it is already in single-precision range, the floating-point operand in register **frB** is placed into **frD**. Otherwise the floating-point operand in register **frB** is rounded to single-precision using the rounding mode specified by FPSCR[RN] and placed into **frD**.

The rounding is described fully in [APPENDIX C FLOATING-POINT MODELS AND CONVERSIONS](#).

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN

This instruction is defined by the PowerPC UISA.



# fsubx

Floating-Point Subtract

# fsubx

Floating-Point Unit



**fsub**                      **frD,frA,frB**                      (Rc=0)  
**fsub.**                    **frD,frA,frB**                      (Rc=1)

Reserved

0x3F	D	A	B	0 0 0 0 0	0x14	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

The floating-point operand in register **frB** is subtracted from the floating-point operand in register **frA**. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

The execution of the floating-point subtract instruction is identical to that of floating-point add, except that the contents of **frB** participates in the operation with its sign bit (bit 0) inverted.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI

This instruction is defined by the PowerPC UISA.

# fsubsx

Floating-Point Subtract Single-Precision

# fsubsx

Floating-Point Unit



**fsubs**                      **frD,frA,frB**                      (Rc=0)

**fsubs.**                      **frD,frA,frB**                      (Rc=1)

☐ Reserved

0x3B	D	A	B	0 0 0 0 0	0x14	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

The floating-point operand in register **frB** is subtracted from the floating-point operand in register **frA**. If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into **frD**.

The execution of the floating-point subtract instruction is identical to that of floating-point add, except that the contents of **frB** participates in the operation with its sign bit (bit 0) inverted.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPRF, FR, FI, FX, OX, UX, XX, VXSNaN, VXISI

This instruction is defined by the PowerPC UISA.

# icbi

Instruction Cache Block Invalidate

# icbi


Load/Store Unit



**icbi**

**rA,rB**

 Reserved



EA is the sum (**rA**|0)+(**rB**).

If a block containing the byte addressed by EA is in the instruction cache of this processor, the block is made invalid in the processor. Subsequent references cause the block to be refetched.

## NOTE

According to the PowerPC architecture, if the addressed block is in coherency-required mode, the block is made invalid in all affected processors. In the RCPU, however, all instruction memory is considered to be in coherency-not-required mode.

Other registers altered:

- None

This instruction is defined by the PowerPC VEA.



## isync

 Reserved

0x13	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0x90	0
0	5 6	10 11	15 16	20 21	30 31

Fetch of an **isync** instruction causes fetch serialization: instruction fetch is halted until all instructions currently in the processor (i.e., all issued instructions as well as the pre-fetched instructions waiting to be issued) have completed execution. This instruction causes subsequent instructions to execute in the context established by the previous instructions.

This instruction has no effect on other processors or on their caches.

Other registers altered:

- None

This instruction is defined by the PowerPC VEA.

# lbz


Load Byte and Zero

# lbz

Load/Store Unit



**lbz**  $rD, d(rA)$



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + \text{EXTS}(d)$   
 $rD \leftarrow (24)0 \parallel \text{MEM}(EA, 1)$

The effective address is the sum  $(rA|0) + d$ . The byte in memory addressed by EA is loaded into  $rD[24:31]$ . Bits  $rD[0:23]$  are cleared to zero.

Other registers altered:


- None

This instruction is defined by the PowerPC UISA.



**lbzu**

**rD,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $rD \leftarrow (24)0 \parallel \text{MEM}(EA, 1)$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0) + d$ . The byte in memory addressed by EA is loaded into  $rD[24:31]$ . Bits  $rD[0:23]$  are cleared to zero.

EA is placed into  $rA$ .

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lbzux

Load Byte and Zero with Update Indexed


# lbzux

Load/Store Unit



**lbzux**                      **rD,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$   
 $rD \leftarrow (24)0 \parallel \text{MEM}(EA, 1)$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0) + (rB)$ . The byte addressed by EA is loaded into  $rD[24:31]$ . Bits  $rD[0:23]$  are cleared to zero.

EA is placed into **rA**.

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lbzx

Load Byte and Zero Indexed


# lbzx

Load/Store Unit



**lbzx**                      **rD,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $rD \leftarrow (24)0 \parallel \text{MEM}(EA, 1)$

EA is the sum  $(rA|0) + (rB)$ . The byte in memory addressed by EA is loaded into  $rD[24:31]$ .

Bits  $rD[0:23]$  are cleared to zero.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



# lfd


Load Floating-Point Double-Precision

# lfd

Load/Store Unit



**lfd**                      **frD,d(rA)**



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + \text{EXTS}(d)$   
 $frD \leftarrow \text{MEM}(EA, 8)$

EA is the sum  $(rA|0) + d$ .

The double word in memory addressed by EA is placed into **frD**.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lfdu


Load Floating-Point Double-Precision with Update

# lfdu

Load/Store Unit



**lfdu**                      **frD,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$

$frD \leftarrow \text{MEM}(EA, 8)$

$rA \leftarrow EA$

EA is the sum  $(rA|0) + d$ .

The double word in memory addressed by EA is placed into **frD**.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lfdux

Load Floating-Point Double-Precision with Update Indexed


# lfdux

Load/Store Unit



**lfdux**                      **frD,rA,rB**

☐ Reserved



$EA \leftarrow (rA) + (rB)$   
 $frD \leftarrow MEM(EA, 8)$   
 $rA \leftarrow EA$

EA is the sum  $(rA) + (rB)$ .

The double word in memory addressed by EA is placed into **frD**.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lfdx

Load Floating-Point Double-Precision Indexed

# lfdx


Load/Store Unit



**lfdx**

**frD,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$

else  $b \leftarrow (rA)$

$EA \leftarrow b+(rB)$

$frD \leftarrow MEM(EA, 8)$

EA is the sum  $(rA|0) + (rB)$ .

The double word in memory addressed by EA is placed into **frD**.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**lfs** **frD,d(rA)**



```

if rA=0 then b ← 0
else b ← (rA)
EA ← b+EXTS(d)
frD ← DOUBLE(MEM(EA, 4))
    
```

EA is the sum (rA|0) + d.

The word in memory addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double-precision (see [4.5.8.1 Double-Precision Conversion for Floating-Point Load Instructions](#)) and placed into **frD**.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**lfsu**                      **frD,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $frD \leftarrow \text{DOUBLE}(\text{MEM}(EA, 4))$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0) + d$ .

The word in memory addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double-precision (see [4.5.8.1 Double-Precision Conversion for Floating-Point Load Instructions](#)) and placed into **frD**.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lfsux

Load Floating-Point Single-Precision with Update Indexed


# lfsux

Load/Store Unit



**lfsux**                      **frD,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$   
 $frD \leftarrow \text{DOUBLE}(\text{MEM}(EA, 4))$   
 $rA \leftarrow EA$

EA is the sum  $(rA) + (rB)$ .

The word in memory addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double-precision (see [4.5.8.1 Double-Precision Conversion for Floating-Point Load Instructions](#)) and placed into **frD**.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lfsx

Load Floating-Point Single-Precision Indexed

# lfsx


Load/Store Unit



**lfsx**

**frD,rA,rB**

 Reserved



```
if rA=0 then b ← 0
else b ← (rA)
EA ← b+(rB)
frD ← DOUBLE(MEM(EA, 4))
```

EA is the sum (rA|0) + (rB).

The word in memory addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double-precision (see [4.5.8.1 Double-Precision Conversion for Floating-Point Load Instructions](#)) and placed into frD.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



# lha


Load Half Word Algebraic

# lha

Load/Store Unit



**lha**                      **rD,d(rA)**



```
if rA=0 then b ← 0
else b ← (rA)
EA ← b+EXTS(d)
rD ← EXTS(MEM(EA, 2))
```

EA is the sum  $(rA[0] + d)$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ . Bits  $rD[0:15]$  are filled with a copy of bit 0 of the loaded half word.

Other registers altered:


- None

This instruction is defined by the PowerPC UISA.



**Ihau**

**rD,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $rD \leftarrow \text{EXTS}(\text{MEM}(EA, 2))$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0) + d$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ .

Bits  $rD[0:15]$  are filled with a copy of bit 0 of the loaded half word.

EA is placed into  $rA$ .

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:


- None

This instruction is defined by the PowerPC UISA.



**lhaux**                      **rD,rA,rB**

  Reserved



$EA \leftarrow (rA|0) + (rB)$   
 $rD \leftarrow \text{EXTS}(\text{MEM}(EA, 2))$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0) + (rB)$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ . Bits  $rD[0:15]$  are filled with a copy of bit 0 of the loaded half word.

EA is placed into  $rA$ .

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lhax

Load Half Word Algebraic Indexed

# lhax


Load/Store Unit



**lhax**

**rD,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b+(rB)$   
 $rD \leftarrow \text{EXTS}(\text{MEM}(EA, 2))$

EA is the sum  $(rA|0) + (rB)$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ . Bits  $rD[0:15]$  are filled with a copy of bit 0 of the loaded half word.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lhbrx

Load Half Word Byte-Reverse Indexed


# lhbrx

Load/Store Unit



**lhbrx**                      **rD,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b+(rB)$   
 $rD \leftarrow (16)0 \parallel \text{MEM}(EA+1, 1) \parallel \text{MEM}(EA,1)$

EA is the sum  $(rA|0) + (rB)$ . Bits 0:7 of the half word in memory addressed by EA are loaded into  $rD[24:31]$ . Bits 8:15 of the half word in memory addressed by EA are loaded into  $rD[16:23]$ . Bits  $rD[0:15]$  are cleared to zero.

Some PowerPC implementations may run the **lhbrx** instructions with greater latency than other types of load instructions. This is not the case in the RCPU. This instruction operates with the same latency as other load instructions.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**lhz**  $rD, d(rA)$



```

if rA=0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
rD ← (16)0 || MEM(EA, 2)
    
```

EA is the sum  $(rA|0) + d$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ . Bits  $rD[0:15]$  are cleared to zero.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**lhzu**                      **rD,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $rD \leftarrow (16)0 \parallel \text{MEM}(EA, 2)$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0) + d$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ . Bits  $rD[0:15]$  are cleared to zero.

EA is placed into  $rA$ .

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lhzux

Load Half Word and Zero with Update Indexed

# lhzux


Load/Store Unit



**lhzux**

**rD,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$

$rD \leftarrow (16)0 \parallel \text{MEM}(EA, 2)$

$rA \leftarrow EA$

EA is the sum  $(rA|0) + (rB)$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ . Bits  $rD[0:15]$  are cleared to zero.

EA is placed into  $rA$ .

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



# lhzx

Load Half Word and Zero Indexed

# lhzx


Load/Store Unit



**lhzx**

**rD,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $rD \leftarrow (16)0 \parallel \text{MEM}(EA, 2)$

The effective address is the sum  $(rA|0) + (rB)$ . The half word in memory addressed by EA is loaded into  $rD[16:31]$ . Bits  $rD[0:15]$  are cleared to zero.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**l<sub>mw</sub>**                      **rD,d(rA)**



```

if rA=0 then b←0
else b←(rA)
EA←b+EXTS(d)
r←rD
do while r ≤ 31
    GPR(r)← MEM(EA, 4)
    r←r+1
    EA←EA+4
    
```

EA is the sum (rA|0) + d.

$n = (32 - rD)$ .

$n$  consecutive words starting at EA are loaded into the 32 bits of GPRs rD through r31. EA must be a multiple of four; otherwise, the system alignment exception handler is invoked.

If rA is in the range of registers specified to be loaded, including the case in which rA = 0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lswi

Load String Word Immediate


# lswi

Load/Store Unit



**lswi**                      **rD,rA,NB**

Reserved



```

if rA=0 then EA←0
else EA←(rA)
if NB=0 then n←32
else n←NB
r←rD - 1
i←32
do while n > 0
    if i=32 then
        r←r+1 (mod 32)
        GPR(r)←0
        GPR(r)[i:i+7]←MEM(EA, 1)
        i←i+8
        EA←EA+1
        n←n-1

```

The EA is (rA|0).

Let  $n=NB$  if  $NB \neq 0$ ,  $n=32$  if  $NB=0$ ;  $n$  is the number of bytes to load. Let  $nr=CEIL(n/4)$ ;  $nr$  is the number of registers to be loaded with data.

$n$  consecutive bytes starting at the EA are loaded into GPRs  $rD$  through  $rD+nr-1$ . Bytes are loaded left to right in each register. The sequence of registers wraps around to  $r0$  if required. If the four bytes of register  $rD+nr-1$  are only partially filled, the unfilled low-order byte(s) of that register are cleared to zero.

If  $rA$  is in the range of registers specified to be loaded, including the case in which  $rA = 0$ , the instruction form is invalid.

Other registers altered:


- None

This instruction is defined by the PowerPC UISA.



**lswx**                      **rD,rA,rB**

  Reserved



```

if rA=0 then b←0
else b←(rA)
EA←b+(rB)
n←XER[25:31]
r←rD - 1
i←32
do while n Š 0
    if i=32 then
        r←r+1 (mod 32)
        GPR(r)←0
        GPR(r)[i:i+7]←MEM(EA, 1)
        i←i+8
        EA←EA+1
        n←n-1
    
```

EA is the sum  $(rA|0)+(rB)$ . Let  $n=XER[25:31]$ ;  $n$  is the number of bytes to load. Let  $nr=CEIL(n/4)$ ;  $nr$  is the number of registers to receive data.

If  $n>0$ ,  $n$  consecutive bytes starting at EA are loaded into GPRs rD through  $rD+nr-1$ .

Bytes are loaded left to right in each register. The sequence of registers wraps around to r0 if required. If the bytes of  $rD+nr-1$  are only partially filled, the unfilled low-order byte(s) of that register are cleared to zero.

If  $n=0$ , the content of rD is undefined.

If rA or rB is in the range of registers specified to be loaded, including the case in which  $rA = 0$ , either the system illegal instruction error handler is invoked or the results are boundedly undefined.

If  $rD = rA$  or  $rD = rB$ , the instruction form is invalid.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**lwarx**                      **rD,rA,rB**



```

if rA=0 then b←-0
else b←-(rA)
EA←b+(rB)
RESERVE←-1
RESERVE_ADDR←func(EA)
rD←MEM(EA,4)
    
```

EA is the sum  $(rA|0) + (rB)$ . The word in memory addressed by EA is loaded into rD.

This instruction creates a reservation for use by a store word conditional instruction. An address computed from the EA is associated with the reservation, and replaces any address previously associated with the reservation: the manner in which the address to be associated with the reservation is computed from the EA is described in [4.1.2 Addressing Modes and Effective Address Calculation](#).

If the EA is not a multiple of four, the alignment exception handler is invoked.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lwbrx

Load Word Byte-Reverse Indexed


# lwbrx


Load/Store Unit



**lwbrx**

**rD,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $rD \leftarrow \text{MEM}(EA+3, 1) \parallel \text{MEM}(EA+2, 1) \parallel \text{MEM}(EA+1, 1) \parallel \text{MEM}(EA, 1)$

EA is the sum  $(rA|0)+(rB)$ . Bits 0:7 of the word in memory addressed by EA are loaded into  $rD[24:31]$ . Bits 8:15 of the word in memory addressed by EA are loaded into  $rD[16:23]$ . Bits 16:23 of the word in memory addressed by EA are loaded into  $rD[8:15]$ . Bits 24:31 of the word in memory addressed by EA are loaded into  $rD[0:7]$ .

Some PowerPC implementations may run the **lwbrx** instructions with greater latency than other types of load instructions. This is not the case in the RCPU. This instruction operates with the same latency as other load instructions.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lwz


Load Word and Zero

# lwz

Load/Store Unit



**lwz**                      **rD,d(rA)**



if  $rA=0$  then  $b \leftarrow 0$

else  $b \leftarrow (rA)$

$EA \leftarrow b + \text{EXTS}(d)$

$rD \leftarrow \text{MEM}(EA, 4)$

EA is the sum  $(rA|0) + d$ . The word in memory addressed by EA is loaded into rD.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**lwzu**                      **rD,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$

$rD \leftarrow \text{MEM}(EA, 4)$

$rA \leftarrow EA$

EA is the sum  $(rA|0) + d$ . The word in memory addressed by EA is loaded into rD.

EA is placed into rA.

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



# lwzux

Load Word and Zero with Update Indexed


# lwzux

Load/Store Unit



**lwzux**                      **rD,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$

$rD \leftarrow \text{MEM}(EA, 4)$

$rA \leftarrow EA$

EA is the sum  $(rA|0) + (rB)$ . The word in memory addressed by EA is loaded into rD.

EA is placed into rA.

If  $rA=0$  or  $rA=rD$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# lwzx

Load Word and Zero Indexed

# lwzx


Load/Store Unit



**lwzx**

**rD,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$

else  $b \leftarrow (rA)$

$EA \leftarrow b + (rB)$

$rD \leftarrow \text{MEM}(EA, 4)$

EA is the sum  $(rA \ll 0) + (rB)$ . The word in memory addressed by EA is loaded into rD.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# mcrf

Move Condition Register Field

# mcrf


Branch Processor Unit



**mcrf**

**crfD,crfS**

 Reserved



$$CR[4*crfD:4*crfD+3] \leftarrow CR[4*crfS:4*crfS+3]$$

The contents of condition register field **crfS** are copied into condition register field **crfD**. All other condition register fields remain unchanged.

Other registers altered:


- Condition Register (CR field specified by operand **crfD**):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.



mcrfs

crfD,crfS

☐ Reserved


The contents of FPSCR field **crfS** are copied to CR Field **crfD**. All other CR fields are unchanged. All exception bits copied except FEX and VX are cleared in the FPSCR.

Other registers altered:

- Condition Register (CR Field specified by operand **crfS**):
  - Affected: FX, OX (if **crfS**=0)
  - Affected: UX, ZX, XX, VXSNNAN (if **crfS**=1)
  - Affected: VXISI, VXIDI, VXZDZ, VXIMZ (if **crfS**=2)
  - Affected: VXVC (if **crfS**=3)
  - Affected: VXSOFT, VXSQRT, VXCVI (if **crfS**=5)

This instruction is defined by the PowerPC UISA.

# mcrxr

Move to Condition Register from XER

# mcrxr


Load/Store and Branch Processor Units



**mcrxr**

**crfD**

Reserved



$CR[4*crfD:4*crfD+3] \leftarrow XER[0:3]$

$XER[0:3] \leftarrow 0b0000$

The contents of XER[0:3] are copied into the condition register field designated by **crfD**. All other fields of the condition register remain unchanged. XER[0:3] is cleared to zero.

Other registers altered:

- Condition Register (CR Field specified by **crfD** operand):  
Affected: LT, GT, EQ, SO
- XER[0:3]

This instruction is defined by the PowerPC UISA.

# mfcrr

Move from Condition Register

# mfcrr


Branch Processor Unit



**mfcrr**

**rD**

 Reserved



$rD \leftarrow CR$

The contents of the condition register are placed into **rD**.


Other registers altered:


- None

This instruction is defined by the PowerPC UISA.



**mffs**                      **frD**                      (Rc=0)  
**mffs.**                    **frD**                      (Rc=1)

 Reserved



The contents of the FPSCR are placed into **frD**[32:63]. **frD**[0:31] are undefined.

Other registers altered:

- Condition Register (CR1 Field):  
 Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

# mfmsr

Move from Machine State Register

# mfmsr


Branch Processor Unit



**mfmsr**

**rD**

 Reserved



$rD \leftarrow \text{MSR}$

The contents of the MSR are placed into **rD**.

This is a supervisor-level instruction.

Other registers altered:

- None

This instruction is defined by the PowerPC OEA.






**mf spr**

**rD, SPR**

Reserved



$n \leftarrow \text{SPR}[5:9] \parallel \text{SPR}[0:4]$

$\text{rD} \leftarrow \text{SPR}(n)$

The SPR field denotes a special purpose register, encoded as shown in [Table 4-29](#), [Table 4-30](#), and [Table 4-31](#). The contents of the designated special purpose register are placed into rD.

For **mtspr** and **mf spr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16 to 20 of the instruction and the low-order 5 bits in bits 11 to 15.

If the SPR field contains any value other than one of the values shown in one of the tables listed above, one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The system software emulation exception handler is invoked.

The value of SPR[0] is one if and only if reading the register is at the supervisor level. Execution of this instruction specifying a supervisor-level register when MSR[PR]=1 will result in a supervisor-level instruction type program exception or a software emulation exception. Refer to [SECTION 6 EXCEPTIONS](#) for details.

If the SPR field contains a value that is not valid for the RCPU, the instruction form is invalid. For an invalid instruction form in which SPR[0]=1, if MSR[PR]=1 a supervisor-level instruction type program exception will occur instead of a no-op.

The execution unit that executes the **mf spr** instruction depends on the SPR. Moves from the XER and from SPRs that are physically implemented outside the processor are handled by the LSU. Moves from the FPSCR and FPECR are executed by the FPU. In all other cases, the BPU executes the **mf spr** instruction.

Other registers altered:

- None



**Table 9-19 Simplified Mnemonics for mfspr Instruction**


Operation	Simplified Mnemonic	Equivalent To
Move from XER	<b>mfxer rD</b>	<b>mfspr rD,1</b>
Move from LR	<b>mflr rD</b>	<b>mfspr rD,8</b>
Move from CTR	<b>mfctr rD</b>	<b>mfspr rD,9</b>
Move from DSISR	<b>mfdsisr rD</b>	<b>mfspr rD,18</b>
Move from DAR	<b>mfdar rD</b>	<b>mfspr rD,19</b>
Move from DEC	<b>mfdec rD</b>	<b>mfspr rD,22</b>
Move from SRR0	<b>mfsrr0 rD</b>	<b>mfspr rD,26</b>
Move from SRR1	<b>mfsrr1 rD</b>	<b>mfspr rD,27</b>
Move from SPRG	<b>mfsprg rD, <i>n</i></b>	<b>mfspr rD,272+<i>n</i></b>
Move from TBL	<b>mftb rD</b>	<b>mftb rD,268</b>
Move from TBU	<b>mftbu rD</b>	<b>mftb rD,269</b>
Move from PVR	<b>mfpvr rD</b>	<b>mfspr rD,287</b>

This instruction is defined by the PowerPC UISA.



mftb

rD,TBR

 Reserved


```

n ← TBR[5:9] || TBR[0:4]
if n = 268 then
    rD ← TBL
else if n = 269 then
    rD ← TBU

```

The TBR field denotes either the time base lower (TBL) or time base upper (TBU), encoded as shown in [Table 9-20](#). Notice that the order of the two 5-bit halves of the TBR number is reversed in the instruction. The contents of the designated register are copied into rD.

Table 9-20 TBR Encodings for mftb

Decimal	TBR[5:9]	TBR[0:4]	Register Name	Access
268	01000	01100	TBL	User
269	01000	01101	TBU	User

If the TBR field contains any value other than one of the values shown in [Table 9-20](#), one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined

Note that **mftb** serves as both a basic and a simplified mnemonic. The assembler recognized an **mftb** mnemonic with two operands as the basic form and an **mftb** mnemonic with one operand as the simplified form. If **mftb** is coded with one operand, then that operand is assumed to be rD, and TBR defaults to the value corresponding to TBL.

Other registers altered:

- None

This instruction is defined by the PowerPC VEA.



**Table 9-21 Simplified Mnemonics for mfspr Instruction**

Operation	Simplified Mnemonic	Equivalent To
Move from TBL	mftb rD	mftb rD,268
Move from TBU	mftbu rD	mftb rD,269


## Move to Condition Register Fields

# mtcrf

## Branch Processor Unit

**mtcrf**

CRM,rS



```
mask ← (4)(CRM[0]) || (4)(CRM[1]) || ... (4)(CRM[7])
```

$$CR \leftarrow ((rS) \& \text{mask}) \mid (CR \& \neg \text{mask})$$

The contents of **rS** are placed into the condition register under control of the field mask specified by **CRM**. The field mask identifies the 4-bit fields affected. Let *i* be an integer in the range 0–7. If **CRM**(*i*) = 1, **CR Field i** (**CR** bits 4\**i* through 4\**i*+3) is set to the contents of the corresponding field of **rS**.

Other registers altered:

- CR fields selected by mask

### Table 9-22 Simplified Mnemonics for mtcrr Instruction

Operation	Simplified Mnemonic	Equivalent To
Move to condition register	<b>mtcr</b> rS	<b>mtcrf 0xFF,rS</b>

This instruction is defined by the PowerPC UISA.

# mtfsb0<sub>x</sub>

Move to FPSCR Bit 0

mtfsb0<sub>x</sub>  
Floating-Point Unit



**mtfsb0**                      **crbD**                      (Rc=0)  
**mtfsb0.**                    **crbD**                      (Rc=1)

☐ Reserved

0x3F					crb D					0 0 0 0 0					0 0 0 0 0					0x46												Rc
0					5 6					10 11					15 16					20 21					30 31							

Bit **crbD** of the FPSCR is cleared to zero. All other bits of the FPSCR are unchanged.

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
Affected: FPSCR bit **crbD**  
**Note:** Bits 1 and 2 (FEX and VX) cannot be explicitly reset.

This instruction is defined by the PowerPC UISA.

# mtfsb1<sub>x</sub>


Move to FPSCR Bit 1

mtfsb1<sub>x</sub>  
Floating-Point Unit



**mtfsb1**                      **crbD**                      (Rc=0)  
**mtfsb1.**                    **crbD**                      (Rc=1)

Reserved



Bit **crbD** of the FPSCR is set to one. All other bits of the FPSCR are unchanged.

Other registers altered:


- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
FPSCR bit **crbD** and FX  
**Note:** Bits 1 and 2 (FEX and VX) cannot be explicitly set.

This instruction is defined by the PowerPC UISA.



**mtfsf**                      FM, **frB**                      (Rc=0)  
**mtfsf.**                      FM, **frB**                      (Rc=1)

☐ Reserved



**frB**[32:63] are placed into the FPSCR under control of the field mask specified by FM. The field mask identifies the 4-bit fields affected. Let *i* be an integer in the range 0–7. If FM(*i*)=1, FPSCR Field *i* (FPSCR bits 4\**i* through 4\**i*+3) is set to the contents of the corresponding field of the low-order 32 bits of register **frB**.

FPSCR[FX] is altered only if FM[0]=1.

In some PowerPC implementations, updating fewer than all eight fields of the FPSCR may have substantially poorer performance than updating all the fields. This is not the case with the RCPU.

When FPSCR[0:3] is specified, bits 0 (FX) and 3 (OX) are set to the values of **frB**[32] and **frB**[35] (i.e., even if this instruction causes OX to change from zero to one, FX is set from **frB**[32] and not by the usual rule that FX is set to one when an exception bit changes from zero to one). Bits 1 and 2 (FEX and VX) are set according to the usual rule and not from **frB**[33:34].

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
FPSCR fields selected by mask


This instruction is defined by the PowerPC UISA.





mtfsfi                      crfD,IMM                      (Rc=0)  
 mtfsfi.                    crfD,IMM                      (Rc=1)

☐ Reserved



The value of the IMM field is placed into FPSCR field **crfD**.

FPSCR[FX] is altered only if **crfD** = 0.

When FPSCR[0:3] is specified, bits 0 (FX) and 3 (OX) are set to the values of IMM[0] and IMM[3] (i.e., even if this instruction causes OX to change from zero to one, FX is set from IMM[0] and not by the usual rule that FX is set to one when an exception bit changes from 0 to 1). Bits 1 and 2 (FEX and VX) are set according to the usual rule, given in [2.2.3 Floating-Point Status and Control Register \(FPSCR\)](#) and not from IMM[1:2].

Other registers altered:

- Condition Register (CR1 Field):  
Affected: FX, FEX, VX, OX                      (if Rc=1)
- Floating-point Status and Control Register:  
FPSCR field **crfD**

This instruction is defined by the PowerPC UISA.

# mtmsr

Move to Machine State Register

# mtmsr


Branch Processor Unit



**mtmsr**

**rS**

 Reserved



$MSR \leftarrow rS$

The contents of **rS** are placed into the MSR.

This is a supervisor-level, executing-synchronizing instruction.

Other registers altered:

- MSR

This instruction is defined by the PowerPC OEA.



**mtspr**

**SPR,rS**

☐ Reserved



$$n = \text{SPR}[5:9] \parallel \text{SPR}[0:4]$$

$$\text{SPREG}(n) \leftarrow (rS)$$

The SPR field denotes a special purpose register, encoded as shown in [Table 4-29](#), [Table 4-30](#), and [Table 4-31](#). The contents of **rS** are placed into the designated special purpose register.

For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16 to 20 of the instruction and the low-order 5 bits in bits 11 to 15.

If the SPR field contains any value other than one of the values shown in one of the tables listed above, one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The software emulation exception handler is invoked.

Note that, for this instruction, SPRs TBL and TBU are treated as separate registers; setting one leaves the other unaltered.

The value of SPR[0] is one if and only if the register is read at the supervisor-level. Execution of this instruction specifying a supervisor-level register when MSR[PR]=1 results in a supervisor-level instruction type program exception or software emulation exception.

If the SPR field contains a value that is not valid for the RCPU, the instruction form is invalid. For an invalid instruction form in which SPR[0]=1, if MSR[PR]=1 a supervisor-level instruction type program exception will occur instead of a no-op.

The execution unit that executes the **mtspr** instruction depends on the SPR. Moves to the XER and to SPRs that are physically implemented outside the processor are handled by the LSU. Moves to the FPSCR and FPECR are executed by the FPU. In all other cases, the BPU executes the **mtspr** instruction.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**Table 9-23 Simplified Mnemonics for mtspr Instruction**

Operation	Simplified Mnemonic	Equivalent To
Move to XER	mtxer rS	mtspr 1,rS
Move to LR	mtlr rS	mtspr 8,rS
Move to CTR	mtctr rS	mtspr 9,rS
Move to DSISR	mtdsisr rS	mtspr 18,rS
Move to DAR	mtdar rS	mtspr 19,rS
Move to DEC	mtdec rS	mtspr 22,rS
Move to SRR0	mtsrr0 rS	mtspr 26,rS
Move to SRR1	mtsrr1 rS	mtspr 27,rS
Move to SPRG	mtsprg n, rS	mtspr 272+n,rS
Move to TBL	mttbl rS	mtspr 284,rS
Move to TBU	mttbu rS	mtspr 285,rS

# mulhw<sub>x</sub>


Multiply High Word


# mulhw<sub>x</sub>

Integer Unit



**mulhw**                      **rD,rA,rB**                      (**Rc=0**)  
**mulhw.**                      **rD,rA,rB**                      (**Rc=1**)

 Reserved



$\text{prod}[0:63] \leftarrow (\text{rA}) * (\text{rB})$   
 $\text{rD} \leftarrow \text{prod}[0:31]$

The contents of **rA** and of **rB** are interpreted as 32-bit signed integers. They are multiplied to form a 64-bit signed integer product. The high-order 32 bits of the 64-bit product are placed into **rD**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if **Rc=1**)

This instruction is defined by the PowerPC UISA.

# mulhwu<sub>x</sub>

Multiply High Word Unsigned

# mulhwu<sub>x</sub>


Integer Unit



**mulhwu**                      **rD,rA,rB**                      (**Rc=0**)

**mulhwu.**                      **rD,rA,rB**                      (**Rc=1**)

 Reserved



$\text{prod}[0:63] \leftarrow (\text{rA}) * (\text{rB})$

$\text{rD} \leftarrow \text{prod}[0:31]$

The contents of **rA** and of **rB** are interpreted as 32-bit unsigned integers. They are multiplied to form a 64-bit unsigned integer product. The high-order 32 bits of the 64-bit product are placed into **rD**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if **Rc=1**)

This instruction is defined by the PowerPC UISA.


# mulli

Multiply Low Immediate

**mulli**  
Integer Unit



**mulli**            **rD,rA,SIMM**



$\text{prod}[0:47] \leftarrow \text{rA} * \text{SIMM}$

$\text{rD} \leftarrow \text{prod}[16:47]$

The low-order 32 bits of the 48-bit product (**rA**)\***SIMM** are placed into **rD**. The low-order bits are calculated independently of whether the operands are treated as signed or unsigned 32-bit integers.

This instruction can be used with **mulhwx** to calculate a full 64-bit product.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# mullw<sub>x</sub>

Multiply Low

# mullw<sub>x</sub>

Integer Unit



<b>mullw</b>	<b>rD,rA,rB</b>	(OE=0 Rc=0)
<b>mullw.</b>	<b>rD,rA,rB</b>	(OE=0 Rc=1)
<b>mullwo</b>	<b>rD, rA,rB</b>	(OE=1 Rc=0)
<b>mullwo.</b>	<b>rD,rA,rB</b>	(OE=1 Rc=1)

0x1F	D	A	B	OE	0xEB	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$\text{prod}[0:63] \leftarrow (\text{rA}) * (\text{rB})$   
 $\text{rD} \leftarrow \text{prod}[32:63]$

The low-order 32 bits of the 64-bit product  $(\text{rA}) * (\text{rB})$  are placed into **rD**. The low-order bits are calculated independently of whether the operands are treated as signed or unsigned integers. However, **OV** is set based on the result interpreted as a signed integer.

If **OE**=1, then **OV** is set to one if the product cannot be represented in 32 bits.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.



# nand<sub>x</sub>

NAND


# nand<sub>x</sub>

Integer Unit



**nand**                      **rA,rS,rB**                      (Rc=0)

**nand.**                      **rA,rS,rB**                      (Rc=1)



$$rA \leftarrow \neg ((rS) \& (rB))$$

The contents of **rS** are ANDed with the contents of **rB**, and the complemented result is placed into **rA**.

**nand** with **rS = rB** can be used to obtain the one's complement.

Other registers altered:


- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.



<b>neg</b>	<b>rD,rA</b>	(OE=0 Rc=0)
<b>neg.</b>	<b>rD,rA</b>	(OE=0 Rc=1)
<b>nego</b>	<b>rD,rA</b>	(OE=1 Rc=0)
<b>nego.</b>	<b>rD,rA</b>	(OE=1 Rc=1)

 Reserved



$$rD \leftarrow \neg(rA) + 1$$

The sum  $\neg(rA) + 1$  is placed into **rD**.

If **rA** contains the most negative 32-bit number (0x8000 0000), the result is the most negative 32-bit number, and if OE=1, OV is set.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: SO OV (if OE=1)

This instruction is defined by the PowerPC UISA.



**nor**                      **rA,rS,rB**                      (Rc=0)  
**nor.**                      **rA,rS,rB**                      (Rc=1)

0x1F	S	A	B	0x7C	Rc
0	5 6	10 11	15 16	20 21	30 31

$$rA \leftarrow \neg ((rS) | (rB))$$

The contents of **rS** are ORed with the contents of **rB**, and the one's complement of the result is placed into **rA**.

**nor** with **rS=rB** can be used to obtain the one's complement.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

**Table 9-24 Simplified Mnemonics for nor Instruction**

Operation	Simplified Mnemonic	Equivalent To
Complement register	<b>not</b> rA, rS <b>not.</b> rA, rS	<b>nor</b> rA,rS,rS <b>nor.</b> rA,rS,rS



**or**                      **rA,rS,rB**                      (**Rc=0**)  
**or.**                      **rA,rS,rB**                      (**Rc=1**)

0x1F	S	A	B	0x1BC	Rc
0	5 6	10 11	15 16	20 21	30 31

$rA \leftarrow (rS) | (rB)$

The contents of **rS** is ORed with the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if **Rc=1**)

This instruction is defined by the PowerPC UIA.

**Table 9-25 Simplified Mnemonics for or Instruction**

Operation	Simplified Mnemonic	Equivalent To
Move register	<b>mr rA, rS</b> <b>mr. rA, rS</b>	<b>or rA,rS,rS</b> <b>or. rA,rS,rS</b>

# orc<sub>x</sub>

OR with Complement

orc<sub>x</sub>  
Integer Unit



**orc**                      **rA,rS,rB**                      (**Rc=0**)  
**orc.**                      **rA,rS,rB**                      (**Rc=1**)

0x1F	S	A	B	0x19C	Rc
0	5 6	10 11	15 16	20 21	30 31

$$rA \leftarrow (rS) \mid \neg (rB)$$

The contents of **rS** is ORed with the complement of the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

# ori


OR Immediate

# ori

Integer Unit



**ori**                    **rA,rS,UIMM**



$$rA \leftarrow (rS) \mid ((16)0 \parallel UIMM)$$

The contents of **rS** is ORed with 0x0000 || UIMM and the result is placed into **rA**.

The preferred no-op is:

**ori** 0,0,0

Other registers altered:

- None


This instruction is defined by the PowerPC UISA.

**Table 9-26 Simplified Mnemonics for ori Instruction**

Operation	Simplified Mnemonic	Equivalent To
No operation	nop	ori 0,0,0



**oris**                      **rA,rS,UIMM**



$$rA \leftarrow (rS) | (UIMM || (16)0)$$

The contents of **rS** is ORed with UIMM || 0x0000 and the result is placed into **rA**.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



Reserved



$MSR[16:31] \leftarrow SRR1[16:31]$

$NIA \leftarrow SRR0[0:29] \parallel 0b00$

$SRR1[16:31]$  are placed into  $MSR[16:31]$ . If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address  $SRR0[0:29] \parallel 0b00$ . If the new MSR value enables one or more pending exceptions, the exception associated with the highest priority pending exception is generated; in this case the value placed into SRR0 by the exception processing mechanism is the address of the instruction that would have been executed next had the exception not occurred.

This is a supervisor-level, context-synchronizing instruction.

Other registers altered:

- MSR

This instruction is defined by the PowerPC OEA.





**rlwimi**    **rA,rS,SH,MB,ME**                      (Rc=0)

**rlwimi.**    **rA,rS,SH,MB,ME**                      (Rc=1)

0x14		S		A		SH		MB		ME		Rc
0	5	6	10	11	15	16	20	21	25	26	30	31

$n \leftarrow \text{SH}$

$r \leftarrow \text{ROTL}(rS, n)$

$m \leftarrow \text{MASK}(\text{MB}, \text{ME})$

$rA \leftarrow (r \& m) \mid (rA \& \neg m)$

The contents of **rS** are rotated left **SH** bits. A mask is generated having 1-bits from bit **MB** through bit **ME** and 0-bits elsewhere. The rotated data is inserted into **rA** under control of the generated mask.

Note that **rlwimi** can be used to insert a bit field into the contents of **rA** using the methods shown below:

- To insert an  $n$ -bit field that is left-justified in **rS** into **rA** starting at bit position  $b$ , set  $\text{SH} = 32 - b$ ,  $\text{MB} = b$ , and  $\text{ME} = b + n - 1$
- To insert an  $n$ -bit field that is right-justified in **rS** into **rA** starting at bit position  $b$ , set  $\text{SH} = 32 - (b + n)$ ,  $\text{MB} = b$ , and  $\text{ME} = b + n - 1$

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

**Table 9-27 Simplified Mnemonics for rlwimi Instruction**

Operation	Simplified Mnemonic	Equivalent To
Insert from left immediate	<b>inslwi</b> <i>rA,rS,n,b</i> <b>inslwi.</b> <i>rA,rS,n,b</i>	<b>rlwimi</b> <i>rA,rS,32-b,b,b+n-1</i> <b>rlwimi.</b> <i>rA,rS,32-b,b,b+n-1</i>
Insert from right immediate	<b>insrwi</b> <i>rA,rS,n,b</i> <b>insrwi.</b> <i>rA,rS,n,b</i>	<b>rlwimi</b> <i>rA,rS,32-(b+n),b,b+n-1</i> <b>rlwimi.</b> <i>rA,rS,32-(b+n),b,b+n-1</i>



**rlwinm** **rA,rS,SH,MB,ME** (Rc=0)

**rlwinm.** **rA,rS,SH,MB,ME** (Rc=1)

0x15				S				A				SH				MB				ME				Rc
0	5	6		10	11			15	16			20	21			25	26			30	31			

$n \leftarrow SH$

$r \leftarrow ROTL(rS, n)$

$m \leftarrow MASK(MB, ME)$

$rA \leftarrow r \& m$

The contents of **rS** are rotated left **SH** bits. A mask is generated having 1-bits from bit **MB** through bit **ME** and 0-bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

Note that **rlwinm** can be used to extract, rotate, or clear bit fields using the following methods:

- To extract an  $n$ -bit field that starts at bit position  $b$  in **rS**[0:31], right-justified into **rA** (clearing the remaining  $32-n$  bits of **rA**), set  $SH=b+n$ ,  $MB=32-n$ , and  $ME=31$ .
- To extract an  $n$ -bit field that starts at bit position  $b$  in **rS**[0:31], left-justified into **rA** (clearing the remaining  $32-n$  bits of **rA**), set  $SH=b$ ,  $MB=0$ , and  $ME=n-1$ .
- To rotate the contents of a register left (or right) by  $n$  bits, set  $SH=n$  ( $32-n$ ),  $MB=0$ , and  $ME=31$ .
- To shift the contents of a register right by  $n$  bits, set  $SH=32-N$ ,  $MB=n$ , and  $ME=31$ .
- To clear the high-order  $b$  bits of a register and then shift the result left by  $n$  bits, set  $SH=n$ ,  $MB=b-n$  and  $ME=31-n$ .
- To clear the low-order  $n$  bits of a register, set  $SH=0$ ,  $MB=0$ , and  $ME=31-n$ .

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)

This instruction is defined by the PowerPC UISA.



**Table 9-28 Simplified Mnemonics for rlwinm Instruction**

Operation	Simplified Mnemonic	Equivalent To
Extract and left justify immediate	<b>extlwi</b> <i>rA,rS,n,b</i> ( $n > 0$ ) <b>extlwi. <i>rA,rS,n,b</i> (<math>n &gt; 0</math>)</b>	<b>rlwinm</b> <i>rA,rS,b,0,n-1</i> <b>rlwinm. <i>rA,rS,b,0,n-1</i></b>
Extract and right justify immediate	<b>extrwi</b> <i>rA,rS,n,b</i> ( $n > 0$ ) <b>extrwi. <i>rA,rS,n,b</i> (<math>n &gt; 0</math>)</b>	<b>rlwinm</b> <i>rA,rS,b + n, 32 - n, 31</i> <b>rlwinm. <i>rA,rS,b + n, 32 - n, 31</i></b>
Rotate left immediate	<b>rotlwi</b> <i>rA,rS,n</i> <b>rotlwi. <i>rA,rS,n</i></b>	<b>rlwinm</b> <i>rA,rS,n,0,31</i> <b>rlwinm. <i>rA,rS,n,0,31</i></b>
Rotate right immediate	<b>rotrwi</b> <i>rA,rS,n</i> <b>rotrwi. <i>rA,rS,n</i></b>	<b>rlwinm</b> <i>rA,rS,32 - n,0,31</i> <b>rlwinm. <i>rA,rS,32 - n,0,31</i></b>
Shift left immediate	<b>srwi</b> <i>rA,rS,n</i> ( $n < 32$ ) <b>srwi. <i>rA,rS,n</i> (<math>n &lt; 32</math>)</b>	<b>rlwinm</b> <i>rA,rS,n,0,31-n</i> <b>rlwinm. <i>rA,rS,n,0,31-n</i></b>
Shift right immediate	<b>srwi</b> <i>rA,rS,n</i> ( $n < 32$ ) <b>srwi. <i>rA,rS,n</i> (<math>n &lt; 32</math>)</b>	<b>rlwinm</b> <i>rA,rS,32-n,n,31</i> <b>rlwinm. <i>rA,rS,32-n,n,31</i></b>
Clear left immediate	<b>clrlwi</b> <i>rA,rS,n</i> ( $n < 32$ ) <b>clrlwi. <i>rA,rS,n</i> (<math>n &lt; 32</math>)</b>	<b>rlwinm</b> <i>rA,rS,0,n,31</i> <b>rlwinm. <i>rA,rS,0,n,31</i></b>
Clear right immediate	<b>clrrwi</b> <i>rA,rS,n</i> ( $n < 32$ ) <b>clrrwi. <i>rA,rS,n</i> (<math>n &lt; 32</math>)</b>	<b>rlwinm</b> <i>rA,rS,0,0,31-n</i> <b>rlwinm. <i>rA,rS,0,0,31-n</i></b>
Clear left and shift left immediate	<b>clrlslwi</b> <i>rA,rS,b,n</i> ( $n \neq b \neq 31$ ) <b>clrlslwi. <i>rA,rS,b,n</i> (<math>n \neq b \neq 31</math>)</b>	<b>rlwinm</b> <i>rA,rS,n,b-n,31-n</i> <b>rlwinm. <i>rA,rS,n,b-n,31-n</i></b>

## Rotate Left Word then AND with Mask

**rlwnmx**  
Integer Unit



**rlwnm**      **rA,rS,rB,MB,ME (Rc=0)**

**rlwnm.**      **rA,rS,rB,MB,ME**      **(Rc=1)**

0x17		S		A		B		MB		ME		Rc
0	5	6	10	11	15	16	20	21	25	26	30	31

```

n ← rB[27:31]
r ← ROTL(rS, n)
m ← MASK(MB, ME)
rA ← r & m

```

The contents of **rS** are rotated left the number of bits specified by **rB[27:31]**. A mask is generated having 1-bit from bit **MB** through bit **ME** and 0-bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

Note that **rlwnm** can be used to extract and rotate bit fields using the following methods:

- To extract an  $n$ -bit field that starts at variable bit position  $b$  in  $rS[0:31]$ , right-justified into  $rA$  (clearing the remaining  $32-n$  bits of  $rA$ ), set  $rB[27:31]=b+n$ ,  $MB=32-n$ , and  $ME=31$ .
- To extract an  $n$ -bit field, that starts at variable bit position  $b$  in  $rS[0:31]$ , left-justified into  $rA$  (clearing the remaining  $32-n$  bits of  $rA$ ), set  $rB[27:31]=b$ ,  $MB=0$ , and  $ME=n-1$ .
- To rotate the contents of a register left (or right) by variable  $n$  bits, set  $rB[27:31]=n$  ( $32-N$ ),  $MB=0$ , and  $ME=31$ .

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)


This instruction is defined by the PowerPC UISA.

### Table 9-29 Simplified Mnemonics for rlwnm Instruction

Operation	Simplified Mnemonic	Equivalent To
Rotate left	<b>rotlw</b> rA,rS,rB <b>rotlw.</b> rA,rS,rB	<b>rlwnm</b> rA,rS,rB,0,31 <b>rlwnm.</b> rA,rS,rB,0,31



☐ Reserved



This instruction calls the operating system to perform a service. When control is returned to the program that executed the system call, the content of the registers depends on the register conventions used by the program providing the system service.

The effective address of the instruction following the system call instruction is placed into SRR0. MSR[16:31] are placed into SRR1[16:31], and SRR1[0:15] are set to undefined values.

Then a system call exception is generated. The exception causes the MSR to be altered as described in [6.11.8 System Call Exception \(0x00C00\)](#).

The exception causes the next instruction to be fetched from offset 0xC00 from the physical base address indicated by the new setting of MSR[IP]. This instruction is context-synchronizing.

Other registers altered:

- Dependent on the system service
- SRR0
- SRR1
- MSR

This instruction is defined by the PowerPC UISA.

# slw<sub>x</sub>


Shift Left Word

# slw<sub>x</sub>

Integer Unit



**slw**                      **rA,rS,rB**                      (**Rc=0**)  
**slw.**                      **rA,rS,rB**                      (**Rc=1**)



```
n ← rB[27:31]
r ← ROTL((rS), n)
if rB[26]=0 then
    m ← MASK(0,31-n)
else
    m ← (32)0
rA ← r&m
```

If **rB[26]=0**, the contents of **rS** are shifted left the number of bits specified by **rB[27:31]**. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into **rA**. If **rB[26]=1**, 32 zeros are placed into **rA**.


Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if **Rc=1**)

This instruction is defined by the PowerPC UISA.



**sraw**                      **rA,rS,rB**                      (**Rc=0**)  
**sraw.**                      **rA,rS,rB**                      (**Rc=1**)



```

n ← rB[27:31]
r ← ROTL((rS), 32-n)
if rB[26]=0 then
    m ← MASK(n,31)
else
    m ← (32)0
s ← rS[0]
rA ← r & m | (32)s & ¬ m
XER[CA] ← s & ((r & ¬ m);0)
    
```

If **rB[26]=0**, then the contents of **rS** are shifted right the number of bits specified by **rB[27:31]**. Bits shifted out of position 31 are lost. The result is padded on the left with sign bits before being placed into **rA**. If **rB[26]=1**, then **rA** is filled with 32 sign bits (bit 0) from **rS**. **CR0** is set based on the value written into **rA**.

**XER[CA]** is set to one if **rS** contains a negative number and any 1-bits are shifted out of position 31; otherwise **XER[CA]** is cleared to zero. A shift amount of zero causes **XER[CA]** to be cleared.


Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if **Rc=1**)
- XER:  
Affected: CA

This instruction is defined by the PowerPC UISA.



**srawi**                      **rA,rS,SH**                      (**Rc=0**)  
**srawi.**                      **rA,rS,SH**                      (**Rc=1**)



```

n ← SH
r ← ROTL((rS), 32-n)
m ← MASK(n,31)
s ← rS[0]
rA ← r & m | (32)s & ¬ m
XER[CA] ← s & ((r & ¬ m);0)
    
```

The contents of **rS** are shifted right **SH** bits. Bits shifted out of position 31 are lost. The shifted value is sign extended before being placed in **rA**. The 32-bit result is placed into **rA**. **XER[CA]** is set to one if **rS** contains a negative number and any 1-bits are shifted out of position 31; otherwise **XER[CA]** is cleared to zero. A shift amount of zero causes **XER[CA]** to be cleared to zero.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if **Rc=1**)
- XER:  
Affected: CA

This instruction is defined by the PowerPC UISA.



# srw<sub>x</sub>

Shift Right Word

# srw<sub>x</sub>

Integer Unit



**srw**                      **rA,rS,rB**                      (**Rc=0**)  
**srw.**                      **rA,rS,rB**                      (**Rc=1**)

0x1F	S	A	B	0x218	Rc
0	5 6	10 11	15 16	20 21	30 31

```
n ← rB[27:31]
r ← ROTL((rS), 32-n)
if rB[26]=0 then
    m ← MASK(n,31)
else
    m ← (32)0
rA ← r & m
```

If **rB[26]=0**, the contents of **rA** are shifted right the number of bits specified by **rA[27:31]**. Bits shifted out of position 31 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into **rA**.

If **rB[26]=1**, then **rA** is filled with zeros.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if **Rc=1**)

This instruction is defined by the PowerPC UIA.

# stb


Store Byte

# stb

Load/Store Unit



**stb**                      **rS,d(rA)**



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + \text{EXTS}(d)$   
 $\text{MEM}(EA, 1) \leftarrow rS[24:31]$

EA is the sum  $(rA|0)+d$ . The contents of  $rS[24:31]$  are stored into the byte in memory addressed by EA. Register  $rS$  is unchanged.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stbu


Store Byte with Update

# stbu

Load/Store Unit



**stbu**                      **rS,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $\text{MEM}(EA, 1) \leftarrow rS[24:31]$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+d$ . The contents of  $rS[24:31]$  are stored into the byte in memory addressed by EA.

EA is placed into **rA**.

If  $rA=0$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stbux

Store Byte with Update Indexed


# stbux

Load/Store Unit



**stbux**                      **rS,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$   
 $MEM(EA, 1) \leftarrow rS[24:31]$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+(rB)$ . The contents of  $rS[24:31]$  is stored into the byte in memory addressed by EA.

EA is placed into **rA**.

If  $rA=0$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stbx

Store Byte Indexed


# stbx

Load/Store Unit



**stbx**                      **rS,rA,rB**

☐ Reserved



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $EM(EA, 1) \leftarrow rS[24:31]$

EA is the sum  $(rA|0)+(rB)$ .

The contents of  $rS[24:31]$  is stored into the byte in memory addressed by EA. Register  $rS$  is unchanged.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stfd


Store Floating-Point Double-Precision

# stfd

Floating-Point Unit



**stfd**                      **frS,d(rA)**



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + \text{EXTS}(d)$   
 $\text{MEM}(EA, 8) \leftarrow (frS)$

EA is the sum  $(rA|0)+d$ .

The contents of **frS** are stored into the double word in memory addressed by EA.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stfdu


Store Floating-Point Double-Precision with Update

# stfdu

Load/Store Unit



**stfdu**                      **frS,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$

$\text{MEM}(EA, 8) \leftarrow (frS)$

$rA \leftarrow EA$

EA is the sum  $(rA|0)+d$ .

The contents of **frS** are stored into the double word in memory addressed by EA.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stfdux

Store Floating-Point Double-Precision with Update Indexed


# stfdux

Load/Store Unit



**stfdux**                      **frS,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$   
 $MEM(EA, 8) \leftarrow (frS)$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+(rB)$ .

The contents of **frS** are stored into the double word in memory addressed by EA.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



# stfdx

Store Floating-Point Double-Precision Indexed


# stfdx

Load/Store Unit



**stfdx**                      **frS,rA,rB**

 Reserved



if  $rA + 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $MEM(EA, 8) \leftarrow (frS)$

EA is the sum  $(rA|0)+(rB)$ .

The contents of **frS** are stored into the double word in memory addressed by EA.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stfiwx

Store Floating-Point as Integer Word Indexed


# stfiwx

Load/Store Unit



**stfiwx**                      **frS,rA,rB**

 Reserved



if **rA** = 0 then  $b \leftarrow 0$   
else  $b \leftarrow (\mathbf{rA})$   
 $EA \leftarrow b + (\mathbf{rB})$   
 $MEM(EA, 4) \leftarrow \mathbf{frS}[32:63]$

EA is the sum  $(\mathbf{rA}|0) + (\mathbf{rB})$ .

The low-order 32 bits of **frS** are stored, without conversion, into the word in memory addressed by EA.

If the contents of **frS** were produced, either directly or indirectly, by an **lfs** instruction, a single-precision arithmetic instruction, or **frsp**, then the value stored is undefined. The contents of **frS** are produced directly by such an instruction if **frS** is the target register for the instruction. The contents of **frS** are produced indirectly by such an instruction if **frS** is the final target register of a sequence of one or more floating-point move instructions, with the input to the sequence having been produced directly by such an instruction.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stfs


Store Floating-Point Single-Precision

# stfs

Load/Store Unit



**stfs**                      **frS,d(rA)**



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + \text{EXTS}(d)$   
 $\text{MEM}(EA, 4) \leftarrow \text{SINGLE}(frS)$

EA is the sum  $(rA|0)+d$ .

The contents of **frS** are converted to single-precision and stored into the word in memory addressed by EA.

Other registers altered:


- None

This instruction is defined by the PowerPC UISA.



**stfsu**

**frS,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $\text{MEM}(EA, 4) \leftarrow \text{SINGLE}(frS)$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+d$ .

The of **frS** are converted to single-precision and stored into the word in memory addressed by EA.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.


# stfsux

Store Floating-Point Single-Precision with Update Indexed Integer/Floating-Point Units



**stfsux**                      **frS,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$   
 $MEM(EA, 4) \leftarrow SINGLE(frS)$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+(rB)$ .

The contents of **frS** are converted to single-precision and stored into the word in memory addressed by EA.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stfsx

Store Floating-Point Single-Precision Indexed


# stfsx

Load/Store Unit



**stfsx**                      **frS,rA,rB**

 Reserved



if  $rA=0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $MEM(EA, 4) \leftarrow SINGLE(frS)$

EA is the sum  $(rA|0)+(rB)$ .

The contents of **frS** are converted to single-precision and stored into the word in memory addressed by EA.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# sth


Store Half Word

# sth

Load/Store Unit



**sth**                      **rS,d(rA)**



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + \text{EXTS}(d)$   
 $\text{MEM}(EA, 2) \leftarrow rS[16:31]$

EA is the sum  $(rA|0)+d$ .

The contents of  $rS[16:31]$  are stored into the half word in memory addressed by EA.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# sthbrx

Store Half Word Byte-Reverse Indexed


# sthbrx

Load/Store Unit



**sthbrx**                      **rS,rA,rB**

 Reserved



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $MEM(EA, 2) \leftarrow rS[24:31] \parallel rS[16:23]$

EA is the sum  $(rA|0)+(rB)$ .

The contents of  $rS[24:31]$  are stored into bits 0:7 of the half word in memory addressed by EA. Bits  $rS[16:23]$  are stored into bits 8:15 of the half word in memory addressed by EA.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



# sth


Store Half Word with Update

# sth

Load/Store Unit



**sth**                      **rS,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $\text{MEM}(EA, 2) \leftarrow rS[16:31]$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+d$ .

The contents of  $rS[16:31]$  are stored into the half word in memory addressed by EA.

EA is placed into  $rA$ .

If  $rA=0$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# sthux

Store Half Word with Update Indexed


# sthux

Load/Store Unit



**sthux**                      **rS,rA,rB**

 Reserved



$EA \leftarrow (rA) + (rB)$   
 $MEM(EA, 2) \leftarrow rS[16:31]$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+(rB)$ .

The contents of  $rS[16:31]$  are stored into the half word in memory addressed by EA.

EA is placed into  $rA$ .

If  $rA=0$ , the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# sthx

Store Half Word Indexed


# sthx

Load/Store Unit



**sthx**                      **rS,rA,rB**

 Reserved



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $MEM(EA, 2) \leftarrow rS[16:31]$

EA is the sum  $(rA|0)+(rB)$ .

The contents of  $rS[16:31]$  are stored into the half word in memory addressed by EA.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.



**stmw**                      **rS,d(rA)**



```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + EXTS(d)
r ← rS
do while r ≤ 31
    MEM(EA, 4) ← GPR(r)
    r ← r + 1
    EA ← EA + 4
    
```

EA is the sum (rA|0)+d.

$n = (32 - rS)$ .

$n$  consecutive words starting at EA are stored from the GPRs rS through 31. For example, if rS=30, two words are stored.

EA must be a multiple of four; otherwise, the system alignment error handler is invoked.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stswi

Store String Word Immediate


# stswi

Load/Store Unit



**stswi**                      **rS,rA,NB**

Reserved



```
if rA = 0 then EA ← 0
else EA ← (rA)
if NB = 0 then n ← 32
else n ← NB
r ← rS-1
i ← 0
do while n > 0
    if i = 0 then r ← r+1 (mod 32)
    MEM(EA, 1) ← GPR(r)[i:i+7]
    i ← i+8
    if i = 32 then i ← 0
    EA ← EA+1
    n ← n-1
```

EA is (rA|0). Let  $n = \text{NB}$  if  $\text{NB} \neq 0$ ,  $n = 32$  if  $\text{NB} = 0$ ;  $n$  is the number of bytes to store. Let  $nr = \text{CEIL}(n/4)$ :  $nr$  is the number of registers to supply data.

$n$  consecutive bytes starting at EA are stored from GPRs rS through rS+nr-1.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR0 if required.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stswx

Store String Word Indexed


# stswx

Load/Store Unit



**stswx**                      **rS,rA,rB**

 Reserved



```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
n ← XER[25:31]
r ← rS - 1
i ← 0
do while n > 0
    if i = 0 then r ← r + 1 (mod 32)
    MEM(EA, 1) ← GPR(r)[i:i+7]
    i ← i + 8
    if i = 32 then i ← 0
    EA ← EA + 1
    n ← n - 1
```

EA is the sum  $(rA|0) + (rB)$ . Let  $n = XER[25:31]$ ;  $n$  is the number of bytes to store.

Let  $nr = \text{CEIL}(n/4)$ ;  $nr$  is the number of registers to supply data.

$n$  consecutive bytes starting at EA are stored from GPRs rS through  $rS + nr - 1$ . If  $n = 0$ , no bytes are stored.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR0 if required.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stw

Store Word


# stw

Load/Store Unit



**stw**

**rS,d(rA)**



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + \text{EXTS}(d)$   
 $\text{MEM}(EA, 4) \leftarrow rS$

EA is the sum  $(rA|0)+d$ .

The contents of  $rS$  are stored into the word in memory addressed by EA.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stwbrx

Store Word Byte-Reverse Indexed


# stwbrx

Load/Store Unit



**stwbrx**                      **rS,rA,rB**

 Reserved



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $MEM(EA, 4) \leftarrow rS[24:31] \parallel rS[16:23] \parallel rS[8:15] \parallel rS[0:7]$

EA is the sum  $(rA|0)+(rB)$ .

The contents of  $rS[24:31]$  are stored into bits 0:7 of the word in memory addressed by EA. Bits  $rS[16:23]$  are stored into bits 8:15 of the word in memory addressed by EA. Bits  $rS[8:15]$  are stored into bits 16:23 of the word in memory addressed by EA. Bits  $rS[0:7]$  are stored into bits 24:31 of the word in memory addressed by EA.

Other registers altered:


- None

This instruction is defined by the PowerPC UISA.





**stwcx.**                      **rS,rA,rB**



```

if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
if RESERVE then
    MEM(EA, 4) ← rS
    RESERVE ← 0
    CR0 ← 0b00 || 0b1 || XER[SO]
else
    CR0 ← 0b00 || 0b0 || XER[SO]
    
```

EA is the sum (rA|0)+(rB).

If a reservation exists, the contents of rS are stored into the word in memory addressed by EA and the reservation is cleared. If no reservation exists, the instruction completes without altering memory.

CR0 Field is set to reflect whether the store operation was performed (i.e., whether a reservation existed when the **stwcx.** instruction commenced execution) as follows.

$CR0[LT\ GT\ EQ\ SO] \leftarrow 0b00 \parallel store\_performed \parallel XER[SO]$

The EQ bit in the condition register field CR0 is modified to reflect whether the store operation was performed (i.e., whether a reservation existed when the **stwcx.** instruction began execution). If the store was completed successfully, the EQ bit is set to one.

EA must be a multiple of four; otherwise, the system alignment error handler is invoked.


Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO

This instruction is defined by the PowerPC UISA.



**stwu**                      **rS,d(rA)**



$EA \leftarrow (rA) + \text{EXTS}(d)$   
 $\text{MEM}(EA, 4) \leftarrow rS$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+d$ .

The contents of **rS** are stored into the word in memory addressed by EA.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:


- None

This instruction is defined by the PowerPC UISA.



**stwux**                      **rS,rA,rB**

Reserved



$EA \leftarrow (rA) + (rB)$   
 $MEM(EA, 4) \leftarrow rS$   
 $rA \leftarrow EA$

EA is the sum  $(rA|0)+(rB)$ .

The contents of **rS** are stored into the word in memory addressed by EA.

EA is placed into **rA**.

If **rA**=0, the instruction form is invalid.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

# stwx

Store Word Indexed


# stwx

Load/Store Unit



**stwx**                      **rS,rA,rB**

 Reserved



if  $rA = 0$  then  $b \leftarrow 0$   
else  $b \leftarrow (rA)$   
 $EA \leftarrow b + (rB)$   
 $MEM(EA, 4) \leftarrow rS$

EA is the sum  $(rA|0) + (rB)$ . The contents of **rS** are stored into the word in memory addressed by EA.

Other registers altered:

- None


This instruction is defined by the PowerPC UISA.

# subf<sub>x</sub>

Subtract from



**subf**                    rD,rA,rB            (OE=0 Rc=0)  
**subf.**                  rD,rA,rB            (OE=0 Rc=1)  
**subfo**                  rD,rA,rB            (OE=1 Rc=0)  
**subfo.**                  rD,rA,rB            (OE=1 Rc=1)



$$rD \leftarrow \neg (rA) + (rB) + 1$$

The sum  $\neg (rA)+(rB)+1$  is placed into rD.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                    (if Rc=1)
- XER:  
Affected: SO, OV                                (if OE=1)

This instruction is defined by the PowerPC UISA.

**Table 9-30 Simplified Mnemonics for subf Instruction**

Operation	Simplified Mnemonic	Equivalent To
Subtract	<b>sub</b> rD,rA,rB <b>sub.</b> rD,rA,rB <b>subo</b> rD,rA,rB <b>subo.</b> rD,rA,rB	<b>subf</b> rD,rB,rA <b>subf.</b> rD,rB,rA <b>subfo</b> rD,rB,rA <b>subfo.</b> rD,rB,rA

# subfc<sub>x</sub>

Subtract from Carrying

# subfc<sub>x</sub>

Integer Unit



**subfc**                    rD,rA,rB            (OE=0 Rc=0)  
**subfc.**                   rD,rA,rB            (OE=0 Rc=1)  
**subfco**                   rD,rA,rB            (OE=1 Rc=0)  
**subfco.**                   rD,rA,rB            (OE=1 Rc=1)

0x1F	D	A	B	OE	0x08	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$$rD \leftarrow \neg (rA) + (rB) + 1$$

The sum  $\neg (rA) + (rB) + 1$  is placed into rD.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.

**Table 9-31 Simplified Mnemonics for subfc Instruction**

Operation	Simplified Mnemonic	Equivalent To
Subtract	<b>subc</b> rD,rA,rB <b>subc.</b> rD,rA,rB <b>subco</b> rD,rA,rB <b>subco.</b> rD,rA,rB	<b>subfc</b> rD,rB,rA <b>subfc.</b> rD,rB,rA <b>subfco</b> rD,rB,rA <b>subfco.</b> rD,rB,rA

# subfex


Subtract from Extended

# subfex

Integer Unit



<b>subfe</b>	<b>rD,rA,rB</b>	(OE=0 Rc=0)
<b>subfe.</b>	<b>rD,rA,rB</b>	(OE=0 Rc=1)
<b>subfeo</b>	<b>rD,rA,rB</b>	(OE=1 Rc=0)
<b>subfeo.</b>	<b>rD,rA,rB</b>	(OE=1 Rc=1)



$$rD \leftarrow \neg (rA) + (rB) + XER[CA]$$

The sum  $\neg (rA) + (rB) + XER[CA]$  is placed into rD.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.

# subfic


Subtract from Immediate Carrying

# subfic

Integer Unit



**subfic**      **rD,rA,SIMM**



$$rD \leftarrow \neg (rA) + \text{EXTS}(\text{SIMM}) + 1$$

The sum  $\neg (rA) + \text{EXTS}(\text{SIMM}) + 1$  is placed into rD.

Other registers altered:

- XER:  
Affected: CA

This instruction is defined by the PowerPC UISA.



# subfme<sub>x</sub>

Subtract from Minus One Extended


# subfme<sub>x</sub>

Integer Unit



**subfme**                      rD,rA              (OE=0 Rc=0)  
**subfme.**                    rD,rA              (OE=0 Rc=1)  
**subfmeo**                    rD,rA              (OE=1 Rc=0)  
**subfmeo.**                   rD,rA              (OE=1 Rc=1)

Reserved



$$rD \leftarrow \neg (rA) + XER[CA] - 1$$

The sum  $\neg (rA) + XER[CA] + 0xFFFF\_FFFF$  is placed into rD.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.

# subfzex

Subtract from Zero Extended


# subfzex

Integer Unit



**subfze**                    rD,rA            (OE=0 Rc=0)  
**subfze.**                  rD,rA            (OE=0 Rc=1)  
**subfzeo**                  rD,rA            (OE=1 Rc=0)  
**subfzeo.**                  rD,rA            (OE=1 Rc=1)

Reserved



$$rD \leftarrow \neg(rA) + XER[CA]$$

The sum  $\neg(rA) + XER[CA]$  is placed into rD.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO (if Rc=1)
- XER:  
Affected: CA  
Affected: SO, OV (if OE=1)

This instruction is defined by the PowerPC UISA.



☐ Reserved

0x1F		00000		00000		00000		0x256		0	
0	5	6	10	11	15	16	20	21	30	31	

The **sync** instruction provides an ordering function for the effects of all instructions executed by a given processor. Executing a **sync** instruction ensures that all instructions previously initiated by the given processor appear to have completed before any subsequent instructions are initiated by the given processor. When the **sync** instruction completes, all external accesses initiated by the given processor prior to the **sync** will have been performed with respect to all other mechanisms that access memory.

The **sync** instruction can be used to ensure that the results of all stores into a data structure, performed in a “critical section” of a program, are seen by other processors before the data structure is seen as unlocked.


Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

**tw** TO,rA,rB

Reserved



```

a ← (rA)
b ← (rB)
if (a < b) & TO[0] then TRAP
if (a > b) & TO[1] then TRAP
if (a = b) & TO[2] then TRAP
if (a <U b) & TO[3] then TRAP
if (a >U b) & TO[4] then TRAP

```

The contents of **rA** are compared with the contents of **rB**. If any bit in the **TO** field is set to one and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

**Table 9-32 Simplified Mnemonics for tw Instruction**

Operation	Operands	Equivalent To
Trap unconditionally	<b>trap</b>	<b>tw 31,0,0</b>
<b>Trap if equal</b>	<b>tw eq rA,rB</b>	<b>tw 4,rA,rB</b>
<b>Trap if greater than or equal to</b>	<b>tw ge rA,rB</b>	<b>tw 12,rA,rB</b>
Trap if greater than	<b>tw gt rA,rB</b>	<b>tw 8,rA,rB</b>
Trap if less than or equal to	<b>tw le rA,rB</b>	<b>tw 20,rA,rB</b>
Trap if logically greater than or equal to	<b>tw lge rA,rB</b>	<b>tw 5,rA,rB</b>
Trap if logically greater than	<b>tw lgt rA,rB</b>	<b>tw 1,rA,rB</b>
Trap if logically less than or equal to	<b>tw lle rA,rB</b>	<b>tw 6,rA,rB</b>
Trap if logically less than	<b>tw llt rA,rB</b>	<b>tw 2,rA,rB</b>
Trap if logically not greater than	<b>tw lng rA,rB</b>	<b>tw 6,rA,rB</b>
Trap if logically not less than	<b>tw lnl rA,rB</b>	<b>tw 5,rA,rB</b>
Trap if less than	<b>tw lt rA,rB</b>	<b>tw 16,rA,rB</b>
Trap if not equal to	<b>tw ne rA,rB</b>	<b>tw 24,rA,rB</b>
Trap if not greater than	<b>tw ng rA,rB</b>	<b>tw 20,rA,rB</b>
Trap if not less than	<b>tw nl rA,rB</b>	<b>tw 12,rA,rB</b>



twi TO,rA,SIMM

0x03	TO	A	SIMM
0	5 6	10 11	15 16 31

```

a ← (rA)
if (a < EXTS(SIMM)) & TO[0] then TRAP
if (a > EXTS(SIMM)) & TO[1] then TRAP
if (a = EXTS(SIMM)) & TO[2] then TRAP
if (a <U EXTS(SIMM)) & TO[3] then TRAP
if (a >U EXTS(SIMM)) & TO[4] then TRAP

```

The contents of **rA** are compared with the sign-extended **SIMM** field. If any bit in the **TO** field is set to one and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.

**Table 9-33 Simplified Mnemonics for twi Instruction**

Operation	Operands	Equivalent To
Trap if equal	<b>tweqi</b> rA,value	<b>twi 4</b> ,rA,value
Trap if greater than or equal to	<b>twgei</b> rA,value	<b>twi 12</b> ,rA,value
Trap if greater than	<b>twgti</b> rA,value	<b>twi 8</b> ,rA,value
Trap if less than or equal to	<b>twlei</b> rA,value	<b>twi 20</b> ,rA,value
Trap if logically greater than or equal to	<b>twlgei</b> rA,value	<b>twi 5</b> ,rA,value
Trap if logically greater than	<b>twlgti</b> rA,value	<b>twi 1</b> ,rA,value
Trap if logically less than or equal to	<b>twllei</b> rA,value	<b>twi 6</b> ,rA,value
Trap if logically less than	<b>twlhti</b> rA,value	<b>twi 2</b> ,rA,value
Trap if logically not greater than	<b>twlngi</b> rA,value	<b>twi 6</b> ,rA,value
Trap if logically not less than	<b>twlnli</b> rA,value	<b>twi 5</b> ,rA,value
Trap if less than	<b>twlti</b> rA,value	<b>twi 16</b> ,rA,value
Trap if not equal to	<b>twnei</b> rA,value	<b>twi 24</b> ,rA,value
Trap if not greater than	<b>twngi</b> rA,value	<b>twi 20</b> ,rA,value
Trap if not less than	<b>twnli</b> rA,value	<b>twi 12</b> ,rA,value

# xor<sub>x</sub>

XOR

**xor<sub>x</sub>**  
Integer Unit



**xor**                      **rA,rS,rB**                      (**Rc=0**)  
**xor.**                      **rA,rS,rB**                      (**Rc=1**)

0x1F					S					A					B					0x13C												Rc		
0					5	6				10	11				15	16				20	21												30	31

$$rA \leftarrow (rS) \oplus (rB)$$

The contents of **rA** is XORed with the contents of **rB** and the result is placed into **rA**.

Other registers altered:

- Condition Register (CR0 Field):  
Affected: LT, GT, EQ, SO                      (if Rc=1)

This instruction is defined by the PowerPC UISA.

# xori


XOR Immediate

# xori

Integer Unit



**xori**                    **rA,rS,UIMM**



$$rA \leftarrow (rS) \oplus ((16)0 \parallel UIMM)$$

The contents of **rS** is XORed with 0x0000 || UIMM and the result is placed into **rA**.

Other registers altered:

- None


This instruction is defined by the PowerPC UISA.

## XOR Immediate Shifted

**xoris**  
Integer Unit



**xoris**                      **rA,rS,UIMM**



$$\mathbf{rA} \leftarrow (\mathbf{rS}) \oplus (\text{UIMM} \parallel (16)0)$$

The contents of **rS** is XORed with **UIMM || 0x0000** and the result is placed into **rA**.

Other registers altered:

- None

This instruction is defined by the PowerPC UISA.