

Freescale Semiconductor

Design Checklist

Document Number: AN4402

Rev. 0, 04/2014

P2041/P2040 QorlQ Integrated Processor Design Checklist

About this document

This document provides recommendations for new designs based on the P2041. It may also be useful in debugging newly-designed systems by highlighting those aspects of a design that merit special attention during initial system start-up.

Each section has a pin termination checklist or a system-level checklist, or sometimes both.

Before you begin

Ensure you are familiar with the following Freescale documents before proceeding:

- P2041 QorIQ Integrated Processor Hardware Specifications (P2041EC)
- P2041 QorIQ Integrated Processor Reference Manual (P2041RM)
- *P2041 Chip Errata* (P2041CE)
- QorIQ Data Path Acceleration Architecture (DPAA) Reference Manual (DPAARM)

Contents

1.	Simplifying the first phase of design	. 2
2.	Power design recommendations	. 6
3.	Power-on reset recommendations	11
4.	DDR recommendations	13
5.	SerDes recommendations	15
6.	eLBC recommendations	
7.	DMA recommendations	18
8.	PIC recommendations	19
9.	IEEE 1588 recommendations	20
10.	Ethernet management recommendations	21
11.	TSEC recommendations	22
12.	UART recommendations	24
13.	I2C recommendations	25
14.	eSDHC recommendations	26
15.	eSPI recommendations	27
16.	USB recommendations	28
17.	GPIO recommendations	30
18.	DFT recommendations	32
19.	Power management recommendations	32
20.	Trust recommendations	33
21.	Clock recommendations	34
22.	System control recommendations	34
23.	Debug recommendations	35
24.	JTAG recommendations	37
25.	No connect recommendations	42
26.	Thermal recommendations	42
27.	Revision history	46





1 Simplifying the first phase of design

This section outlines recommendations to simplify the first phase of design. Before designing a system with the chip, it is recommended that the designer be familiar with the available documentation, software, models, and tools.

This figure shows the major functional units within the chip.




Figure 1. Chip block diagram

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0

2

Freescale Semiconductor



1.1 Recommended resources

This table lists helpful tools, training resources, and documentation, some of which may be available only under a non-disclosure agreement (NDA). Contact your local field applications engineer or sales representative to obtain a copy.

Table 1. Helpful tools and references

ID	Name	Location				
	Related documentation					
P2041CE	P2041 Chip Errata Note: This document describes the latest fixes and work-arounds for the chip. It is strongly recommended that this document be thoroughly researched prior to starting a design with the chip.	Contact your Freescale representative				
P2041EC	P2041 QorlQ Integrated Processor Hardware Specifications	Contact your Freescale representative				
P2041FS	P2041 Fact Sheet	www.freescale.com				
P2041RM	P2041 QorlQ Integrated Processor Reference Manual	www.freescale.com				
P2041RMAD	Errata to P2041 QorlQ Integrated Processor Reference Manual	Contact your Freescale representative				
DPAARM	QorlQ Data Path Acceleration Architecture (DPAA) Reference Manual	Contact your Freescale representative				
P2041SECRM	P2041 Security (SEC 4.2) Reference Manual	Contact your Freescale representative				
E500CORERM	PowerPC e500 Core Complex Reference Manual	www.freescale.com				
AN4326	Verification of the IEEE 1588 Interface	www.freescale.com				
AN4311	SerDes Reference Clock Interfacing and HSSI measurements Recommendations	www.freescale.com				
AN4309	PowerQUICC DDR3 SDRAM Controller Register Setting Considerations	www.freescale.com				
AN4290	Configuring the Data Path Acceleration Architecture (DPAA)	www.freescale.com				
AN3939	DDR Interleaving for PowerQUICC and QorIQ Processors	www.freescale.com				
AN3940	Hardware and Layout Design Considerations for DDR3 SDRAM Memory Interfaces	www.freescale.com				
AN3645	SEC 2/3x Descriptor Programmer's Guide	www.freescale.com				
AN2919	Determining the I ² C Frequency Divider Ratio for SCL	www.freescale.com				



Table 1. Helpful tools and references (continued)

ID	Name	Location				
	Software tools					
I2CBOOTSEQ	Boot sequencer generator tool allows configuration of any memory-mapped register before the completion of power-on reset (POR). The register data to be changed is stored in an I ² C EEPROM. The chip requires a particular data format for register changes as outlined in the P2041RM. The boot sequencer tool (I2CBOOTSEQ) is a C-code file. When compiled and given a sample data file, it will generate the appropriate raw data format as outlined in the P2041RM. The file that is generated is an s-record file that can be used to program the EEPROM.	Contact your Freescale representative				
LBCUPMIBCG	UPM Programming tool features a GUI for a user-friendly programming interface. It allows programming of all three of the chip's user-programmable machines. The GUI consists of a wave editor, a table editor, and a report generator. The user can edit the waveform directly or the RAM array directly. At the end of programming, the report generator will print out the UPM RAM array that can be used in a C-program.	Contact your Freescale representative				
NetComm Software	The NetComm device driver software package is available for download. It includes the following: • Device drivers for DPAA and other commonly used modules • Use cases to test the functionality of DPAA and other commonly used modules	www.freescale.com/netcommsw				
QorlQ DPAA SDK	Mentor Embedded Linux Essentials for QorlQ Processors with Data Path Acceleration	www.freescale.com				
	Hardware tools					
P2041DS ¹	Development system, including schematics, bill of materials, board errata list, user's Guide, and configuration guide	Contact your Freescale representative				
	Models					
IBIS	To ensure first path success, Freescale strongly recommends using the IBIS models for board level simulations, especially for SerDes and DDR characteristics.	www.freescale.com				
BSDL	Use the BSDL files in board verification.	www.freescale.com				
Flotherm	Use the Flotherm model for thermal simulation. Especially without forced cooling or constant airflow, a thermal simulation should not be skipped.	www.freescale.com				
	Available training					
_	Our third-party partners are part of an extensive alliance network. More information can be found at www.freescale.com/alliances.	www.freescale.com/alliances				
_	Training materials from past Smart Network Developer's Forums and Freescale Technology Forums (FTF) are also available at our website. These training modules are a valuable resource for understanding the chip.	www.freescale.com/alliances				

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



1.2 Product revisions

This table lists the processor version register (PVR) and system version register (SVR) values for the various chip silicon derivatives.

Table 2. Chip product revisions

Device number	Device revision	Core revision	Processor version register value	System version register value	With
P2041E	1.0	V2.2	0x8023_0121	0x8218_0110	DPAA SEC 4.2
P2041				0x8210_0110	DPAA only
P2041E	1.1			0x8218_0111	DPAA SEC 4.2
P2041				0x8210_0111	DPAA only
P2040E	1.0	V2.2	0x8023_0121	0x8218_0010	DPAA SEC 4.2
P2040				0x8210_0010	DPAA only
P2040E	1.1			0x8218_0011	DPAA SEC 4.2
P2040				0x8210_0011	DPAA only

¹ Design requirements in the device hardware specification and design checklist supersede the design/implementation of the DS system.



2 Power design recommendations

2.1 Power pin recommendations

Table 3. Power and ground pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
AV _{DD} _CC1	_	Power supply for Core cluster PLL1 (1.0 V through a filter).	Tie to GND		
AV _{DD} _CC2	_	Power supply for Core cluster PLL2 (1.0 V through a filter).	Tie to GND		
AV _{DD} DDR	_	Power supply for the DDR PLL (1.0 V through a filter).	Tie to GND		
AV _{DD} _PLAT	_	Power supply for the Platform PLL (1.0 V through a filter).	Tie to GND		
AV _{DD} _SRDS1	_	Power supply for the SerDes PLL1 (1.0 V through a filter).	Tie to GND		
AV _{DD} _SRDS2	_	Power supply for the SerDes PLL2 (1.0 V through a filter).	Tie to GND		
AV _{DD} _SRDS3	_	Power supply for the SerDes PLL3 (1.0 V through a filter).	Tie to GND		
SV _{DD}	_	Power supply for the SerDes core logic (1.0 V).	Tie to GND		
BV _{DD}	_	Power supply for the local bus and GPIO (1.8 V/2.5 V/3.3 V).	Tie to GND		
CV _{DD}	_	Power supply for eSPI and& eSDHC (1.8 V/2.5 V/3.3 V).	Tie to GND		
GV _{DD}	_	Power supply for the DDR (1.5 V/1.35V).	Tie to GND		
LV _{DD}	_	Power supply for the TSEC (2.5 V/3.3 V).	Tie to GND		
OV _{DD}	_	Power supply for the general I/O (3.3 V).	Tie to GND		
V _{DD_CA_CB_PL}	_	Power supply for core 0-3 (1.0 V) and platform.	Tie to GND		
V _{DD_LP}	_	Low power security monitor supply (1.0V)	Tie to 1.0V		
SENSEVDD_CA_PL	_	For Rev 1.1 and Rev 2.0, the better solution is to use the	Leave unconnected		
SENSEVDD_CB	_	SENSEVDD_CB and SENSEGND_CB pair. The SENSEVDD_CA_PL and SENSEGND_CA_PL pair can be left as unconnected.			
XV_{DD}	_	Power supply for the SerDes transceiver (1.5 V/1.8 V).	Tie to GND		
POVDD	_	Fuse programming override supply (1.5V).	Tie to GND		

P2041/P2040 QorIQ Integrated Processor Design Checklist, Rev. 0



Table 3. Power and ground pin termination checklist (continued)

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
USB1_VDD_3P3	_	USB1 PHY PLL 3.3 V Supply.	Tie to GND or leave unconnected		
USB2_VDD_3P3	_	USB2 PHY Transceiver 3.3V Supply.	Tie to GND or leave unconnected		
USB1_VDD_1P0	_	USB1 PHY PLL 1.0 V Supply.	Tie to 1.0 V		
USB2_VDD_1P0	_	USB2 PHY PLL 1.0 V Supply.	Tie to 1.0 V		
SGND	_	SerDes core logic GND.	_		
XGND	_	SerDes transceiver GND.	_		
GND	_	Ground			
AGND_SRDS1	_	SerDes PLL 1 GND	_		
AGND_SRDS2	_	SerDes PLL 2 GND	_		
SENSEGND_CA_PL	_	Core group A and Platform GND sense	_		
SENSEGND_CB	_	Core group B GND sense	_		
USB1_AGND	_	USB1 PHY Transceiver GND	_		
USB2_AGND	_	USB2 PHY Transceiver GND	_		

2.2 Power system-level recommendations

Table 4. Power design system-level checklist

Item	Remarks (for customer use)	Completed
General		
1. Ensure that all power supplies have a voltage tolerance no greater than 5% from the nominal value. ¹		
2. Ensure the power supply is selected based on MAXIMUM power dissipation. ¹		
3. Ensure the thermal design is based on THERMAL power dissipation. ¹		

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



Table 4. Power design system-level checklist (continued)

Item	Remarks (for customer use)	Completed
4. Ensure the power-up sequence is within 75 ms. ¹		
5. Use large power planes to the extent possible.		
6. Ensure the PLL filter circuit is applied to AV _{DD_PLAT} , AV _{DD_CB} , AV _{DD_DDR} .		
7. If SerDes is enabled, ensure the PLL filter circuit is applied to the respective AV _{DD_SRDS} . Otherwise, a filter is not required.		
8. Ensure the PLL filter circuits are placed as close to the respective AV _{DD} pin as possible.		
9. Ensure the decoupling capacitors of 0.1 μF are placed at each V _{DD} , AV _{DD} , B/C/G/L/X/S/OV _{DD} pin.		
Power supply decoupling		·
10. Provide large power planes, because immediate charge requirements by the device are always serviced from the power planes first.		
11. Place at least one decoupling capacitor at each V _{DD,} AV _{DD,} BV _{DD,} CV _{DD,} OV _{DD,} GV _{DD,} and LV _{DD} pins of the device.		
12.Ensure these decoupling capacitors receive their power from separate V _{DD} , AV _{DD} , BV _{DD} , CV _{DD} , OV _{DD} , GV _{DD} , and LV _{DD} , and GND planes in the PCB, utilizing short traces to minimize inductance.		
13. Capacitors maybe placed directly under the device using a standard escape pattern, and others may surround the part.		
 14.Ensure these capacitors have a value of 0.01 or 0.1 μF. 15.Only use ceramic surface mount technology (SMT) capacitors to minimize lead inductance, preferably 0402 or 0603. 		
16. Distribute several bulk storage capacitors around the PCB, feeding the V _{DD} , AV _{DD} , BV _{DD} , CV _{DD} , OV _{DD} , GV _{DD} , and LV _{DD} planes to enable quick recharging of the smaller chip capacitors.		
17. Ensure the bulk capacitors have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary.		
18.Ensure the bulk capacitors are connected to the power and ground planes through two vias to minimize inductance.		
19.Ensure you work directly with your power regulator vendor for best values and types of bulk capacitors. The capacitors need to be selected to work well with the power supply so as to be able to handle the chip dynamic load requirements. ²		

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



Table 4. Power design system-level checklist (continued)

Item	Remarks (for customer use)	Completed				
SerDes power supply decoupling						
20.Use only SMT capacitors to minimize inductance.						
21.Ensure connections from all capacitors to power and ground are done with multiple vias to further reduce inductance.						
 22. Ensure the board has at least one 10 x 0.1 μF SMT ceramic chip capacitor as close as possible for each supply ball of the chip. Where the board has blind vias, ensure these capacitors are placed directly below the chip supply and ground connections. Where the board does not have blind vias, ensure these capacitors are placed in a ring around the chip as close to the supply and ground connections as possible. 						
23. For all SerDes supplies: Ensure there is a 1-μF ceramic chip capacitor on each side of the device.						
24. For all SerDes supplies: Ensure there is a 10-μF, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a 100-μF, low ESR SMT tantalum chip capacitor between the device and any SerDes voltage regular.						
PLL power supply filtering ³						
25. Provide independent filter circuits per PLL power supply, as illustrated in this figure ⁴ . V _{DD} @A_CB_PL V _{DD} @A_CB_PL V _{DD} D Low-ESL surface-mount capacitors						
26.Ensure it is built with surface mount capacitors with minimum effective series inductance (ESL). ⁵						
27. Place each circuit as close as possible to the specific AV _{DD} pin being supplied to minimize noise coupled from nearby circuits. Note: If done properly, it is possible to route directly from the capacitors to the AV _{DD} pin.						
28.Ensure each of the PLLs is provided with power through independent power supply pins (AV _{PLAT} , AV _{DD} DDR, AV _{DD} SRDS).						

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



Table 4. Power design system-level checklist (continued)

Item	Remarks (for customer use)	Completed
29. Ensure the AV_{DD} level is always equivalent to V_{DD} , and preferably these voltages are derived directly from V_{DD} through a low frequency filter scheme.		
30. For maximum effectiveness, ensure the filter circuit is placed as close as possible to the AV _{DD_SRDS} ball to ensure it filters out as much noise as possible.		
31.Ensure the ground connection is near the AV _{DD_SRDS} ball. The 0.003- μ F capacitor is closest to the ball, followed by the two 2.2- μ F capacitors, and finally the 1.0- Ω resistor to the board supply plane.		
32.To ensure stability of the internal clock, ensure the power supplied to the PLL is filtered using a circuit similar to the one shown in this figure. SV _{DD} O		
specifications. Any deviation from the recommended filters is done at the user's risk.		
33. Ensure the capacitors are connected from AV_{DD_SRDS} to the ground plane.		
34. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide, and direct.		
35.Ensure AV _{DD_SRDS} is a filtered version of SVDD.		
36.Ensure that signals on the SerDes interface are fed from the XV _{DD} power plane.		

See the P2041 hardware specification (P2041EC) for more details.
 Suggested bulk capacitors are 100–330 µF (AVX TPS tantalum or Sanyo OSCON).
 The PLL power supply filter circuit filters noise in the PLLs' resonant frequency range from 500 kHz–10 MHz.

⁴ A higher capacitance value for C2 can be used to improve the filter as long as the other C2 parameters do not change (0402 body, X5R, ESL <= 0.5 nH).

⁵ Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.



3 Power-on reset recommendations

Various device functions are initialized by sampling certain signals during the assertion of PORESET. These power-on reset (POR) inputs are pulled either high or low during this period. While these pins are generally output pins during normal operation, they are treated as inputs while PORESET is asserted. When PORESET de-asserts, the configuration pins are sampled and latched into registers, and the pins then take on their normal output circuit characteristics.

Table 5. Power-on reset system-level checklist

Item	Remarks (for customer use)	Completed
Timing		
Ensure PORESET is asserted for a minimum of 1ms. Ensure HRESET is asserted for a minimum of 32 SYSCLK cycles.		
2. Use a 4.7 k Ω pull-down resistor to pull the configuration pin to a valid logic-low level.		
3. Optional: An alternative to using pull-up and pull-down resistors to configure the POR pins is to use a PLD or similar device that drives the configuration signals to the chip when PORESET is asserted. The PLD must begin to drive these signals at least four SYSCLK cycles prior to the de-assertion of PORESET, hold their values for at least 2 SYSCLK cycles after the de-assertion of PORESET, and then release the pins to high impedance afterward for normal device operation. Note: See the P2041EC for details about reset initialization timing specifications.		
I/O supply voltage encodings		
 Ensure IO_VSEL[0:4] encodings are selected properly for each I/O supply. This pin has an internal 2 kΩ pull-down resistor, to pull it high, a pull-up resistor of less than 1 kΩ to OVDD should be used. Warning: Incorrect voltage-select settings can lead to irreversible device damage. Note: See the P2041EC for details about I/O voltage selection. 		

This table lists all the reset configuration pins. See the chip reference manual, Section 4.6.3, "Reset Configuration Word (RCW)," for more information.



Table 6. Reset configuration pins

Reset configuration name	Function Signal Name	Configuration	default value	Remarks (for customer use)	Completed
cfg_gpinput[0:15]	LAD[0:15]	This is for an application-specific purpose.	1111 1111 1111 1111		
cfg_xvdd_sel	LA[26]	0: XVDD 1.8V 1: XVDD 1.5V	1		
cfg_elbc_ecc	LA[23]	0: NAND flash ECM disable 1: NAND flash ECC enable	1		
cfg_dram_type	LA[24]	0: DDR3 technology(1.5V) 1: DDR3L technology(1.35V)	1		
cfg_rcw_src[0]	LGPL0/LFCLE	Source of the reset configuration	1		
cfg_rcw_src[1]	LGPL1/LFALE	word	1		
cfg_rcw_src[2]	LGPL2/LOE/LFRE		1		
cfg_rcw_src[3]	LGPL3/LFWP		1		
cfg_rcw_src[4]	LGPL5		1		
cfg_svr[0:1]	LA[16:17]	LA[16:17] = 2'b11; P2040 LA[16:17] = 2'b10; P2041	11		



4 DDR recommendations

Table 7. DDR pin termination checklist

Signal name	I/O Type	Used	Not used	Remarks (for customer use)	Completed
MA[0:15]	0	Must be properly terminated to VTT.	May be left unconnected.		
MBA[0:2]	0	Must be properly terminated to VTT.	May be left unconnected.		
MCK[0:3]/ MCK[0:3]	0	Must be properly terminated.	May be left unconnected. However, the MCK pin should be disabled via DDRCLKDR register.		
MCKE[0:3]	0	Must be properly terminated to VTT.	May be left unconnected.		
MCS[0:3]	0	Must be properly terminated to VTT.	May be left unconnected.		
MDIC[0:1]	I/O	This pin is used for automatic calibration of the DDR IOs. The calibration resistor value for DDR3 should be $20-\Omega$ (full-strength mode) or $40.2-\Omega$ (half-strength mode).	May be left unconnected.		
MDM[0:8]	0	_	May be left unconnected.		
MDQ[0:63]	I/O	_	May be left unconnected.		
MDQS[0:8]/ MDQS[0:8]	I/O	_	May be left unconnected.		
MECC[0:7]	I/O	_	May be left unconnected.		
MAPAR_ERR	I	This pin is an open drain output from registered DIMMs. Ensure that a 4.7K pull-up to GVDD is present on this pin.	This pin is should be pulled up whether used or not.		
MAPAR_OUT	0	If the controller supports the optional MAPAR_OUT and MAPAR_ERR signals, ensure that they are hooked up as follows: • MAPAR_OUT (from the controller) => PAR_IN (at the RDIMM) • ERR_OUT (from the RDIMM) => MAPAR_ERR (at the controller)	May be left unconnected.		



Table 7. DDR pin termination checklist (continued)

Signal name	I/O Type	Used	Not used	Remarks (for customer use)	Completed
MODT[0:3]	0	Are the MODT signals connected correctly? In general, for Dual-Ranked DIMMS, the following should all go to the same physical memory bank: • MODT(0), MCS(0), MCKE(0) • MODT(1), MCS(1), MCKE(1) • MODT(2), MCS(2), MCKE(2) • MODT(3), MCS(3), MCKE(3) For Quad-Ranked DIMMS, it is recommended to obtain a data sheet from the memory supplier to confirm required signals. But, in general, each controller needs MCS(0:3), MODT(0:1), and MCKE(0:1) connected to the one Quad-Ranked DIMM. If DIMM (modules) is used then the termination is on the DIMM. If discrete design is used, MODT[0:3] must be terminated to VTT when used.	May be left unconnected.		
MRAS	0	Must be properly terminated to VTT.	May be left unconnected.		
MCAS	0	Must be properly terminated to VTT.	May be left unconnected.		
MWE	0	Must be properly terminated to VTT.	May be left unconnected.		
MVREF	I	DDR Reference Voltage: 0.49 × GVDD to 0.51 × GVDD. MVREF can be generated using a divider from GVDD as MVREF. Another option is to use supplies that generate GVDD, VTT, and MVREF voltage. These methods help reduce differences between GVDD and MVREF. Generating MVREF from a separate regulator is not recommended as MVREF will not track GVDD as closely.	Must be connected to GND.		



5 SerDes recommendations

Table 8. SerDes pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
SD_TX[2:7] SD_TX[10:13]	0	_	Must be left unconnected.		
SD_TX[2:7] SD_TX[10:13]	0	_	Must be left unconnected.		
SD_RX[2:7] SD_RX[10:13]	I	_	Must be connected to GND.		
SD_RX[2:7] SD_RX[10:13]	I	_	Must be connected to GND.		
SD_REF_CLK1	I	_	Must be connected to GND.		
SD_REF_CLK2	I	_	Must be connected to GND.		
SD_REF_CLK1	I	_	Must be connected to GND.		
SD_REF_CLK2	I	_	Must be connected to GND.		



6 eLBC recommendations

Table 9. eLBC pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
LAD[0:15]	I/O	This pin is a reset configuration pin. It has a weak internal pull-up P-FET that is enabled only when the processor is in the reset state. Note that the LSB for the address is LAD[8:15]; however, the MSB for the data is on LAD[0:7]. Note: The value of LAD[0:15] during reset sets the upper 16 bits of the GPPORCR. cfg_gpinput[0:15]	Tie high or low through a 2–10 k Ω resistor to BV _{DD} or GND, if the general purpose POR configuration is not used. Still need to pull up if the POR default is acceptable.		
LA[16:31]	I/O	This pin is a reset configuration pin. It has a weak internal pull-up P-FET that is enabled only when the processor is in the reset state. • LA[16:17] cfg_svr[0:1] • LA[23] cfg_elbc_ecc • LA[24] cfg_dram_type • LA[26] cfg_xvdd Note: The following pins must NOT be pulled down during power-on reset: LA[16], LA[18:22], LA[25].	If the POR default is acceptable, these pins may be left unconnected.		
LCS[0:3]	0	Recommend a weak pull-up resistor (2–10K Ω) be placed on this pin to BV _{DD} to ensure no random chip select assertion due to possible noise and so on.	May be left unconnected.		
LDP[0:1]	I/O	_	Tie high or low through a 2–10 k Ω resistor to BV $_{DD}$ or GND.		
<u>LWE</u> [0:1]	0		May be left unconnected.		
LBCTL	0	_	May be left unconnected.		
LALE	0	_	May be left unconnected.		



Table 9. eLBC pin termination checklist (continued)

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
LGPL0/LFCLE	0	This pin is a reset configuration pin. It has a	If the POR default is acceptable, may be left		
LGPL1/LFALE	0	weak internal pull-up P-FET that is enabled only when the processor is in the reset state.	unconnected.		
LGPL2/LOE/LFRE	0				
LGPL3/LFWP	0				
LGPL4/LGTA/ LUPWAIT/LPBSE	I/O	For systems that boot from Local Bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull up on LGPL4 is required.	For systems that boot from Local Bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull up on LGPL4 is required.		
LGPL[5]	0	This pin is a reset configuration pin. It has a weak internal pull-up P-FET that is enabled only when the processor is in the reset state.	If the POR default is acceptable, may be left unconnected.		
LCLK[0:1]	0	_	May be left unconnected.		



7 DMA recommendations

Ensure pin is driven in the non asserted state, or use pull up.

Table 10. DMA Pin Termination Checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
DMA1_DREQ0/IIC4_SCL/EVT5/ M1SRCID1/LB_SRCID1/GPIO18	I	RCW[354:357] bit to select between DMA1 or other	Tie high through a 2–10 k Ω resistor to OVDD.		
DMA1_DACK0/IIC3_SCL/GPIO16/ SDHC_CD/M1DVAL/LB_DVAL	0	functions.	If not used, configure it to be DMA function and leave it floating.		
DMA1_DDONE0/IIC3_SDA/GPIO17/ M1SRCID0/LB_SRCID0/SDHC_WP	0				
DMA2_DREQ0/IRQ03/GPIO21	I	RCW[371:374] bit to select between DMA2 or other	Tie high through a 2–10 k Ω resistor to OVDD.		
DMA2_DACK0/IRQ04/GPIO22	0	functions.	If not used, configure it to be DMA		
DMA2_DDONE0/IRQ05/GPIO23	0		function and leave it floating.		



8 PIC recommendations

Ensure pin is driven in the non asserted state, or use pull up.

Table 11. PIC pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
IRQ[0:2}	I	Ensure pin is driven in the non-asserted state, or use pull up.	Tie low through a 2–10 k Ω resistor to GND.		
IRQ03/GPIO21/ DMA2_DREQ0	I	RCW[IRQ1] bit to select between IRQ or other functions.	Tie low through a 2–10 k Ω resistor to GND.		
IRQ04/GPIO22/ DMA2_DACK0	I				
IRQ05/GPIO23/ DMA2_DDONE0	I				
IRQ06/GPIO24/ USB1_DRVVBUS	I				
IRQ07/GPIO25/ USB1_PWRFAULT	I				
IRQ08/GPIO26/ USB2_DRVVBUS	I				
IRQ09/GPIO27/ USB2_PWRFAULT	I				
IRQ10/GPIO28/EVT7	I				
IRQ11/GPIO29/EVT8	I				
ĪRQ_OUT/EVT9	0	Tie high through a 2–10 k Ω resistor to OV _{DD} .	May be left unconnected.		



9 IEEE 1588 recommendations

Table 12. IEEE 1588 pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
TSEC_1588_CLK_IN/ EC1_RXD2	I	RCW[EC1] bit to select between 1588 or other functions.	Tie low to the inactive state through a 2–10 kΩ resistor to		
TSEC_1588_TRIG_IN1/ EC1_RXD0	I		GND.		
TSEC_1588_TRIG_IN2/ EC1_RXD1	I				
TSEC_1588_ALARM_OUT1/ EC1_TXD0	0		If not used, configure it to be 1588 function and leave it floating.		
TSEC_1588_ALARM_OUT2/ EC1_TXD1/GPIO30	0				
TSEC_1588_CLK_OUT/ EC1_RXD3	0				
TSEC_1588_PULSE_OUT1/ EC1_TXD2	0				
TSEC_1588_PULSE_OUT2/ EC1_TXD3/GPIO31	0				
EC_XTRNL_TX_STMP1/ EC1_TX_EN	I		Tie low to the inactive state through a 2–10 $k\Omega$ resistor to GND.		
EC_XTRNL_RX_STMP1/ EC1_RX_DV	I		GND.		
EC_XTRNL_TX_STMP2/ EC1_GTX_CLK125	I				
EC_XTRNL_RX_STMP2/ EC1_RX_CLK	I				



10 Ethernet management recommendations

Table 13. Ethernet management pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
EMI1_MDC	0	_	May be left unconnected.		
EMI1_MDIO	I/O	Pull up through a 2–10 k Ω resistor to LV _{DD} .	Tie low through a 2–10 $k\Omega$ resistor to GND.		
EMI2_MDC	0	The pin should be pulled up to 1.2 V through a 180 Ω ± 1% resistor for EMI2_MDC and a 330 Ω ± 1% resistor for EMI2_MDIO.	May be left unconnected.		
EMI2_MDIO	I/O	This pin should be pulled up to 1.2 V through a 180 Ω ± 1% resistor for EMI2_MDC and a 330 Ω ± 1% resistor for EMI2_MDIO.	Tie low through a 2–10 k Ω resistor to GND.		



11 TSEC recommendations

Table 14. TSEC pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
EC1_GTX_CLK125/EC_X TRNL_TX_STMP2	I	RCW[EC1] bit to select EC1_GTX_CLK125 for RGMII mode or	Tie low to the inactive state through a $2-10~k\Omega$ resistor to GND.		
EC1_TXD3/TSEC_1588_ PULSE_OUT2/GPIO31	0	other functions.	If not used, configure it to be RGMII mode and leave it floating.		
EC1_TXD2/TSEC_1588_ PULSE_OUT1	0		May be left unconnected.		
EC1_TXD1/TSEC_1588_ ALARM_OUT2/GPIO30	0		If not used, configure it to be RGMII mode and leave it floating.		
EC1_TX_EN/EC_XTRNL_ TX_STMP1	0	This pin requires an external 4.7 k Ω pull-down resistor to prevent the PHY from seeing a valid Transmit Enable before it is actively driven (during reset).	If not used, configure it to be RGMII mode and leave it floating.		
TSEC1_GTX_CLK	0	_	May be left unconnected.		
EC1_RXD3/TSEC_1588_ CLK_OUT	I	RCW[EC1] bit to select RGMII mode or other functions.	Tie low to the inactive state through a $2-10~k\Omega$ resistor to GND.		
EC1_RXD2/TSEC_1588_ CLK_IN	I				
EC1_RXD1/TSEC_1588_ TRIG_IN2	I				
EC1_RXD0/TSEC_1588_ TRIG_IN1	I				
EC1_RX_DV/EC_XTRNL_ RX_STMP1	I				
EC1_RX_CLK/EC_XTRNL _RX_STMP2	I				
EC2_GTX_CLK125	I	This pin functions as EC2_GTX_CLK125 for RGMII mode.	Tie low to the inactive state through a 2–10 $k\Omega$ resistor to GND.		

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



Table 14. TSEC pin termination checklist (continued)

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
TSEC2_TXD[0:3]	0	_	May be left unconnected.		
TSEC2_TX_EN	0	This pin requires an external 4.7 k Ω pull-down resistor to prevent the PHY from seeing a valid Transmit Enable before it is actively driven (during reset).	May be left unconnected.		
TSEC2_GTX_CLK	0	_	May be left unconnected.		
TSEC2_RXD[0:3]	I	_	Tie low to the inactive state through a		
TSEC2_RX_DV	I	_	2–10 kΩ resistor to GND.		
TSEC2_RX_CLK	I	_			



12 UART recommendations

Table 15. UART pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
UART1_SOUT/GPIO8	0		May be left unconnected.		
UART2_SOUT/GPIO9	0	as an output only or an input only depending on the pin mux configuration defined by the RCW (Reset Configuration Word).			
UART1_SIN/GPIO10	I	Functionally, this pin is an I/O, but may act	Tie low through a 2–10 kΩ resistor to		
UART2_SIN/GPIO11	I	as an output only or an input only depending on the pin mux configuration defined by the RCW (Reset Configuration Word).	GND.		
UART1_RTS/UART3_S OUT/GPIO12	0	as an output only or an input only	May be left unconnected.		
UART2_RTS/UART4_S OUT/GPIO13	0	depending on the pin mux configuration defined by the RCW (Reset Configuration Word).			
UART1_CTS/UART3_S IN/GPIO14	I	Functionally, this pin is an I/O, but may act as an output only or an input only	Tie high through a 2–10 k Ω resistor to OV _{DD} .		
UART2_CTS/UART4_S IN/GPIO15	I	depending on the pin mux configuration defined by the RCW (Reset Configuration Word).			



13 I²C recommendations

Table 16. I²C pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
IIC1_SDA	I/O	Tie these open-drain signals high through a	Tie high through a 2–10 kΩ		
IIC1_SCL	I/O	nominal 1 k Ω resistor to OV _{DD} . Optimum pull-up value depends on the capacitive loading of	resistor to OV _{DD} .		
IIC2_SDA	I/O	external devices and required operating speed.			
IIC2_SCL	I/O				
IIC3_SCL/GPIO16/ M1DVAL/LB_DVAL/ DMA1_DACKO/ SDHC_CD	I/O	onfigured for I^2C function, tie these open-drain ralls high through a nominal 1 $k\Omega$ resistor to DD. Optimum pull-up value depends on the	Tie high through a 2–10 $k\Omega$ resistor to OVDD.		
IIC3_SDA/GPIO17/ M1SRCID0/ LB_SRCID0/ DMA1_DDONE0/ SDHC_WP	I/O	capacitive loading of external devices and required operating speed.			
IIC4_SCL/EVT5/ M1SRCID1/ LB_SRCID1/GPIO18/ DMA1_DREQ0	I/O				
IIC4_SDA/EVT6/ M1SRCID2/ LB_SRCID2/ GPIO19	I/O				



14 eSDHC recommendations

Table 17. eSDHC pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
SDHC_CMD	I/O	Tie high through a 2–10 $k\Omega$ resistor to OVDD.	Tie high through a 2–10 $k\Omega$ resistor to OVDD.		
SDHC_DAT[0:3]	I/O	Tie high through a 2–10 k Ω resistor to OV _{DD} .	Tie high through a 2–10 k Ω resistor to OV_{DD} .		
SDHC_DAT4/ SPI_CS0/GPIO00	0	Tie high through a 2–10 kΩ resistor to OV_{DD} . SDHC_DAT[4:7] require $CVDD = 3.3 V$ when	Tie high through a 2–10 k Ω resistor to OV _{DD} .		
SDHC_DAT5/ SPI_CS1/GPIO01	0	muxed extended SDHC data signals are enabled via the RCW[SPI] field.			
SDHC_DAT6/ SPI_CS2/GPIO02	0				
SDHC_DAT7/ SPI_CS3/GPIO01	0				
SDHC_WP/IIC3_SDA/ GPIO17/M1SRCID0/ LB_SRCID0/ DMA1_DDONE0	I	If RCW field I ² C = 0b0100 or 0b0101 (RCW bits 354–357), the SDHC_WP and SDHC_CD input signals are enabled for external use. If SDHC_WP and SDHC_CD	It can be configured as GPIO output pin and leave no connect.		
SDHC_CD/IIC3_SCL/ GPIO16/M1DVAL/ LB_DVAL/ DMA1_DACK0		are selected and not used, they must be externally pulled low such that SDHC_WP = 0 (write enabled) and SDHC_CD = 0 (card detected). If RCW field I ² C!= 0b100 or 0b101, thereby selecting either I ² C3 or GPIO functionality, SDHC_WP and SDHC_CD are internally driven such that SDHC_WP = write enabled and SDHC_CD = card detected and the selected I ² C3 or GPIO external pin functionality may be used.			
SDHC_CLK	0	33 Ω serial resistor must be provided for SDHC_CLK and placed close to P2041/P2040 device.	May be left unconnected.		

P2041/P2040 QorIQ Integrated Processor Design Checklist, Rev. 0



15 eSPI recommendations

Table 18. eSPI pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
SPI_MISO	I/O	_	Tie high through a 2–10 k Ω resistor to CV _{DD} .		
SPI_MOSI	0	_	Tie high through a 2–10 k Ω resistor to CV_{DD} .		
SPI_CS0/SDHC_DAT4/ GPIO00	0	act as an output only or an input only	n input only CV _{DD} .		
SPI_CS1/SDHC_DAT5/ GPIO01	0	depending on the pin mux configuration defined by the RCW.			
SPI_CS2/SDHC_DAT6/ GPIO02	0				
SPI_CS3/SDHC_DAT7/ GPIO03	0				
SPI_CLK	0	_	May be left unconnected.		



16 USB recommendations

Table 19. USB pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
USB1_UDP	I/O	_	May be left unconnected.		
USB1_UDM	I/O	_	May be left unconnected.		
USB1_VBUS_CLMP	I	A divider network is required on this signal. See Section 3.6.4.1, "USB Divider Network," in the chip hardware specifications.	Tie low through a 1 $k\Omega$ resistor to GND.		
USB1_UID	I	_	Tie low through a 1 $k\Omega$ resistor to GND.		
USB1_DRVVBUS/ GPIO24/IRQ6	0	_	Tie low through a 1 $k\Omega$ resistor to GND.		
USB1_PWRFAULT/ GPIO25/IRQ7	I/O	_	Tie low through a 1 $k\Omega$ resistor to GND.		
USB1_IBIAS_REXT	_	This pin should be pulled low through a 10 k Ω +/- 1% precision resistor to GND.	May be left unconnected.		
USB1_VDD_1P8_DE CAP		A 1uF to 1.5 uF capacitor connected to GND is required on this signal. A list of recommended capacitors are shown in the hardware specification: Section 3.6.4.2, "USBn_VDD_1P8_DECAP Capacitor Options."	May be left unconnected.		
USB2_UDP	I/O	_	May be left unconnected.		
USB2_UDM	I/O	_	May be left unconnected.		
USB2_VBUS_CLMP	I	A divider network is required on this signal. See Section 3.6.4.1, "USB Divider Network," in the chip hardware specifications.	Tie low through a 1 $k\Omega$ resistor to GND.		
USB2_UID	I	_	Tie low through a 1 $k\Omega$ resistor to GND.		

P2041/P2040 QorIQ Integrated Processor Design Checklist, Rev. 0



Table 19. USB pin termination checklist (continued)

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
USB2_DRVVBUS/ GPIO26/IRQ8	0	_	Tie low through a 1 $k\Omega$ resistor to GND.		
USB2_PWRFAULT/ GPIO27/IRQ9	I/O	_	Tie low through a 1 $k\Omega$ resistor to GND.		
USB_CLKIN	I	_	Tie low through a 1 $k\Omega$ resistor to GND.		
USB2_IBIAS_REXT	_	This pin should be pulled low through a 10 k Ω +/- 1% precision resistor to GND.	May be left unconnected.		
USB2_VDD_1P8_DE CAP	_	A 1uF to 1.5 uF capacitor connected to GND is required on this signal. A list of recommended capacitors are shown in the hardware specification: Section 3.6.4.2, "USBn_VDD_1P8_DECAP Capacitor Options."	May be left unconnected.		



17 GPIO recommendations

Table 20. GPIO pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
GPIO00/SPI_CS0/ SDHC_DATA4	I/O	General purpose I/O. Each signal can be set individually to act as input or	Pull high through a $2-10k\Omega$ to OV_{DD} or leave floating and configured as outputs		
GPIO01/SPI_CS1/ SDHC_DATA5	I/O	output, according to application. Configure RCW to select GPIO function.	via the GPIO direction register (GPDIR).		
GPIO02/SPI_CS2/ SDHC_DATA6	I/O				
GPIO03/SPI_CS3/ SDHC_DATA7	I/O				
GPIO08/UART1_SOUT	I/O				
GPIO09/UART2_SOUT	I/O				
GPIO10/UART1_SIN	I/O				
GPIO11/UART2_SIN	I/O				
GPIO12/UART1_RTS/ UART3_SOUT	I/O				
GPIO13/UART2_RTS/ UART4_SOUT	I/O				
GPIO14/UART1_CTS/ UART3_SIN	I/O				
GPIO15/UART2_CTS/ UART4_SIN	I/O				
GPIO16/IIC3_SCL/ M1DVAL/LB_DVAL/ DMA1_DACKO/SDHC_CD	I/O				



Table 20. GPIO pin termination checklist (continued)

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
GPIO17/IIC3_SDA/ M1SRCID0/LB_SRCID0/ DMA1_DDONE0/ SDHC_WP	I/O	General purpose I/O. Each signal can be set individually to act as input or output, according to application. Configure RCW to select GPIO	Pull high through a 2–10kΩ to OV_{DD} or leave floating and configured as outputs via the GPIO direction register (GPDIR).		
GPIO18/IIC4_SCL/EVT5/ M1SRCID1/LB_SRCID1/ DMA1_DREQ0	I/O	function.			
GPIO19/IIC4_SDA/EVT6/ M1SRCID2/LB_SRCID2	I/O				
GPIO21/IRQ3/ DMA2_DREQ0	I/O				
GPIO22/IRQ4/ DMA2_DACK0	I/O				
GPIO23/IRQ5/ DMA2_DDONE0	I/O				
GPIO24/IRQ6/ USB1_DRVVBUS	I/O				
GPIO25/IRQ7/ USB1_PWRFAULT	I/O				
GPIO26/IRQ8/ USB2_DRVVBUS	I/O				
GPIO27/IRQ9/ USB2_PWRFAULT	I/O				
GPIO28/IRQ10/EVT7	I/O				
GPIO29/IRQ11/EVT8	I/O				
GPIO30/EC1_TXD1/TSEC _1588_ALARM_OUT2	I/O	This GPIO pin is on LVDD power plane, not OVDD.	Pull high through a 2–10kΩ to OV_{DD} or leave floating and configured as outputs		
GPIO31/EC1_TXD3/TSEC _1588_PULSE_OUT2	I/O		via the GPIO direction register (GPDIR).		

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



18 DFT recommendations

Table 21. DFT pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
SCAN_MODE	I	For factory use only, this test pin requires a pull up with 100 Ω –1 k Ω τ 0 OVDD for normal machine operation. See the chip hardware specification.			
TEST_SEL	I	• • • • • • • • • • • • • • • • • • • •	a pull down with 1 k Ω – 2 k Ω to GND for the chip hardware specification.		

19 Power management recommendations

Table 22. Power management termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
ASLEEP	0	System Must NOT be pulled dow	Ready. n during power-on reset.		



20 Trust recommendations

Table 23. Trust termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
TMP_DETECT	I	If a tamper sensor is used, it must maintain the signal at the specified voltage until a tamper is detected. $1 \text{k}\Omega$ pull-down resistor strongly recommended.	Tie high to OVDD (high-power Trust Architecture is not used). If no aspect of Trust Architecture is used, the following Trust Architecture pins can be tied to GND: PO_VDD TMP_DETECT LP_TMP_DETECT		
LP_TMP_DETECT	I	If a tamper sensor is used, it must maintain the signal at the specified voltage until a tamper is detected. $1 \text{k}\Omega$ pull-down resistor strongly recommended.	Tie high to VDD_LP (low-power Trust Architecture is not used). If no aspect of Trust Arch is used, the following Trust Architecture pins can be tied to GND: PO_VDD TMP_DETECT LP_TMP_DETECT		



21 Clock recommendations

Table 24. Clock pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
EC1_GTX_CLK125	I	If any of the eTSECs are used in gigabit mode, connect it to a 125 MHz clock.	Pull low through a 2–10 $k\Omega$ resistor to GND.		
EC2_GTX_CLK125	I	If any of the eTSECs are used in gigabit mode, connect it to a 125 MHz clock.	Pull low through a 2–10 $k\Omega$ resistor to GND.		
CLK_OUT	0	CLK_OUT is for monitoring purposes only, not for clocking other devices.	May be left unconnected. This output is actively driven during reset rather than being three-stated during reset.		
RTC	I	The default source of the time base is the CCB clock divided by eight. For more details, see the E500CORERM.	Pull low through a 2–10 $k\Omega$ resistor to GND.		
SYSCLK	l	Must always be connected to an input clock of 67–133 MHz.	Must always be connected to an input clock of 67-133 MHz.		

22 System control recommendations

Table 25. System control pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
PORESET	I	required to be asserted per specification in relation to minimum assertion time I during power-up/power-down. It is an input only pin and must be asserted to apple power on configuration pins.			
HRESET	I/O	Pull up high through a 2–10 k Ω resistor to O	ull up high through a 2–10 k Ω resistor to OVDD. This pin is an open drain signal.		
RESET_REQ	0	Must not be pulled down during power-on reshigh to OVDD via $10k\Omega$ pull-up.	set. If used, connect as needed plus pull		
CKSTP_OUT	0	Pull up high through a 2–10 k Ω resistor to O	VDD. This pin is an open drain signal.		

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



23 Debug recommendations

Table 26. Debug pin termination checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
EVT0	I/O	Debug Event. EVT[0:1] and EVT[4] are	_		
EVT1	I/O	used as part of the Aurora Debug Interface. Recommend a pull-up to OVDD be used.			
EVT2	I/O				
EVT3	I/O				
EVT4	I/O				
EVT5/IIC4_SCL/ M1SRCID1/ LB_SRCID1/GPIO18/ DMA1_DREQ0	I/O	Debug Event. Configure RCW to select debug function.	Leave floating and configured as outputs via the GPIO direction register (GPDIR).		
EVT6/IIC4_SDA/ M1SRCID2/ LB_SRCID2/ GPIO19	I/O				
EVT7GPIO28/IRQ10	I/O	Debug Event. Configure RCW to select	_		
EVT8/GPIO29/IRQ11	I/O	debug function.			
EVT9/IRQ_OUT	I/O		Tie high through a 2–10 $k\Omega$ resistor to OVDD.		



Table 26. Debug pin termination checklist (continued)

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
M1DVAL/LB_DVAL/ IIC3_SCL/GPIO16/ SDHC_CD/ DMA1_DACK0	0	_	Leave floating and configured as outputs via the GPIO direction register (GPDIR).		
MSRCID0/ LB_SRCID0/ IIC3_SDA/GPIO17/ DMA_DDONE0/ SDHC_WP	0	Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or it has other manufacturing test functions. This pin is therefore described as an I/O for boundary scan.			
MSRCID1/ LB_MSRCID1/ EVT5/IIC4_SCL/ LB_SRCID1/GPIO18/ DMA1_DREQ0	0	Configure RCW to select debug function. Pin must NOT be pulled down during power-on reset.			
MSRCID2/ LB_SRCID2/EVT6/ IIC4_SDA/ LB_SRCID2/GPIO19	0				



24 JTAG recommendations

24.1 JTAG pin termination recommendations

Table 27. JTAG Pin Termination Checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
TCK	ı	If COP is used, connect as needed and strap to OVDD via a 10 k Ω pull up.	If COP is unused, tie TCK to OVDD through a 10 k Ω resistor. This prevents TCK from changing state and reading incorrect data into the device.		
TDI	I	This pin has a weak internal pull-up P-FET that is always enabled. Connect to Pin3 of the COP connector.	May be left unconnected.		
TDO	0	Connect to Pin1 of the COP connector.	May be left unconnected.		
TMS	I	This pin has a weak internal pull-up P-FET that is always enabled. Connect to Pin9 of the COP connector.	May be left unconnected.		
TRST	l	Connect as shown in Figure 2.	$\overline{\text{TRST}}$ should be tied to $\overline{\text{HRESET}}$ through a 0- Ω resistor.		

24.2 JTAG system-level recommendations

Table 28. JTAG system-level checklist

İtem	Remarks (for customer use)	Completed		
General				
Configure the group of system control pins as shown in Figure 2. Note: These pins must be maintained at a valid deasserted state under normal operating conditions, because most have asynchronous behavior and spurious assertion gives unpredictable results.				



Table 28. JTAG system-level checklist (continued)

Item	Remarks (for customer use)	Completed
2. The common on-chip processor (COP) function of these processors allows a remote computer system, typically a PC with dedicated hardware and debugging software, to access and control the internal operations of the processor. The COP interfaces primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, the COP reset signals must be merged into these signals with logic.		
Boundary-scan testing		
3. Ensure that TRST is asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. Note: While the JTAG state machine can be forced into the Test Logic Reset state using only the TCK and TMS signals, systems generally assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.		



Table 28. JTAG system-level checklist (continued)

	Remarks (for customer use)	Completed				
Follow the arrangement shown in Figure 2 to ensuring that the target can drive HRESET as						
5. The COP interface has a standard header, she based on the 0.025" square-post, 0.100" cent typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of the typically has pin 14 removed as a connector of typically has pin 14 removed as a connect						
COP_TDO	COP_TDO 1 2 NC					
COP_TDI	3 4	COP_TRST				
NC	NC 5 6 COP_VDD_SENSE					
COP_TCK						
COP_TMS						
COP_SRESET						
COP_HRESET						
COP_CHKSTP_OUT	COP_HRESET 13 KEY No pin COP_CHKSTP_OUT 15 16 GND					
Note: The COP header adds many benefits such examination/modification, and other standard debeneder unpopulated until needed.	·					


Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 2. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions, as most have asynchronous behavior and spurious assertion will give unpredictable results.



.. recommendations

P2041/P2040 QorIQ Integrated Processor Design Checklist, Rev. 0





Notes:

- 1. The COP port and target board must be able to independently assert PORESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10 Ω resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5.This switch is included as a precaution for BSDL testing. The switch must be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch must be closed to position B.
- 6. Asserting HRESET causes a hard reset on the device.
- 7. This is an open-drain gate.

Figure 2. JTAG interface connection

P2041/P2040 QorlQ Integrated Processor Design Checklist, Rev. 0



25 No connect recommendations

Table 29. No Connect Pin Termination Checklist

Signal name	Signal type	Used	Not used	Remarks (for customer use)	Completed
RSVD	_	All RSVD pins must left unconnected (floating).			

26 Thermal recommendations

26.1 Recommended thermal model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.



26.2 Thermal system-level recommendations

Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material.

Table 30. Thermal system-level checklist

Item	Remarks (for customer use)	Completed
Use the recommended thermal model. Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.		
2. Use this recommended board attachment method to the heat sink:		
Heat Sink FC-PBGA Package (Small Lid)		
Adhesive or Thermal Interface Material Printed-Circuit Board		
3. Ensure the heat sink is attached to the printed-circuit board with the spring force centered over the package.		
4. Ensure the spring force does not exceed 10 pounds force (45 Newtons).		
5. A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance.		
6. Ensure the method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board.		



Table 30. Thermal system-level checklist (continued)

Item	Remarks (for customer use)	Completed
7. A thermal simulation is required to determine the performance in the application. ⁴		

Note:

- 1. The performance of thermal interface materials improves with increased contact pressure; the thermal interface vendor generally provides a performance characteristic chart to guide improved performance.
- 2. The system board designer can choose among several types of commercially-available heat sinks to determine the appropriate one to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.
- 3. The system board designer can choose among several types of commercially-available thermal interface materials.
- 4. A Flotherm thermal model of the part is available.


26.3 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-lid-top thermal resistance
- The die junction-to-board thermal resistance



This figure depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



(Note the internal versus external package resistance)

Figure 3. Package with heat sink mounted to a printed-circuit board

With this package, heat flow is both to the board and to the heat sink. A thermal simulation is required to determine the performance in the application. A Flotherm thermal model of the part is available.



27 Revision history

This table summarizes changes to this document.

Table 31. Document revision history

Rev. Number	Date	Change	
0	04/2014	Initial public release	



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, PowerQUICC, and QorlQ are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2014 Freescale Semiconductor, Inc.



Document Number: AN4402 Rev. 0 04/2014

