

AN2346/D Rev. 0, 9/2002

EEPROM Emulation Using FLASH in MC68HC908QY/QT MCUs

by Peter Topping Applications Engineering Freescale, East Kilbride

### Introduction

As versatile, low pin-count and low cost variants of the MC68HC(9)08 range of MCUs, the MC68HC908QY1, QY4, QT1 and QT4 have many potential applications. They incorporate easily and quickly programmable FLASH memory for their program code. Their cost is minimised by not adding any byte programmable EEPROM (Electrically Erasable Programmable Read Only Memory) as this functionality can be facilitated using a small portion of the FLASH memory.

**Freescale Semiconductor, Inc.** 

There are many types of application which are enhanced by the inclusion of non-volatile data storage. External serial EEPROMs are thus sometimes added to systems using low-cost MCUs with no on-chip EEPROM. If, however, the chip has FLASH memory for its application software then a portion of it can be used to emulate EEPROM thus obviating the additional cost and complexity incurred by an extra chip. Using less than a hundred bytes of code, this application note presents a method of doing this. It allows the FLASH to behave like EEPROM and, at the same time, enhances its endurance in terms of the available number of write cycles.

The FLASH memory in the MC68HC908QY/QT family is organised in pages of 64 bytes. Although individual bytes can be programmed, an erase operation necessarily applies to a whole page. By using different bytes within a page each time a block of data is saved, the number of write cycles can be extended beyond its specification of 10,000. The improvement factor is the number of times the data block fits into a page. A 6-byte data block, for example, would fit in 10 times and thus guarantee 100,000 writes. Only once a page is full, and another data save is required, is the page erased and the cycle started again.

To use the EEPROM emulation code, the data to be saved is put into a RAM buffer of user-defined length. This unit will be referred to as a data "block" and can be any size from 1 byte to a full page (64 bytes) according to the

© Freescale Semiconductor, Inc., 2004. All rights reserved.



For More Information On This Go to: www.freescale



requirements of the application. Any number of block types consistent with the number of FLASH memory pages available can be used. Each block can be the most appropriate size for its particular data.

The method described here is just one of many different strategies which can be adopted to facilitate non-volatile data storage using FLASH rather than EEPROM. These vary greatly from using the FLASH to "shadow" a block of data held in RAM to setting up a file system which allows different types of tagged data to be saved cumulatively in an arbitrary order. In the latter method the tagging would allow a request for any data type to return its most recent value. Once the FLASH block was full, all the most recent data would be transferred to a second block and the process continued using the two blocks alternately. The method described here provides a combination of versatility and simplicity that is particularly appropriate for the MC68HC08 family and other low-end and mid-range MCU/MPU applications.

### **Emulated EPROM interface**

EEPROM can be used for data-logging or the storing of equipment status during power-down, node addresses, calibration data, cryptographic keys, radio or television frequencies or channel numbers and for numerous other types of data. For this reason a versatile interface is required. The method adopted here is similar to that presented for the MC68HC908GP32 in Application Note AN2183. This allows a page of FLASH to be used for each data type using the block size most appropriate for that data. **Figure 1** shows a typical example of the use of the write routine presented here. It is assumed that the data to be saved is in RAM starting at address \$8C (see below).

lda #7 ;data block size jsr WrtBlock ;write the block of data from RAM to FLASH	

Figure 1. Example use of the write routine

The block size can be as small as a single byte and as large as a full page of 64 bytes. However, as the FLASH programming routine attempts to save the data in a different place in the page each time it is called, there is no benefit if the block size is over 32 bytes. This is because there would be room for only a single block in the page which would be erased, and the same FLASH bytes written to, every time data was saved.

Often the different bytes of data will serve different purposes when a particular block is read so the reading routine does not actually read the whole block. Instead it returns the start address of the most recently saved data block in the 16-bit index register (H:X) and the first byte of the data in the accumulator.



**Figure 2** shows the code required. Once the address is available the user can use indexed addressing to access the required bytes. This method has the advantage of not forcing the use of a RAM buffer while still allowing the retrieved data to be used as required for the particular application.

ldhx	#\$F040	;FLASH page for this data
lda	#7	;data block size
jsr	RdBlock	;get pointer to latest data block (1st byte in A)

### Figure 2. Basic use of the read routine

In a radio, for example, each station could have two bytes of frequency information and eight bytes of ASCII data for the station name. The frequency bytes would need to be latched into a PLL and the station name data sent serially to a display module. There could be a further byte to specify waveband etc., which should be put onto an I/O port. In this type of application, the designer may wish this data to be saved as a single 11-byte data block or split up into 2 or 3 separate blocks. The method presented here allows either strategy.

Sometimes, for example when fetching a cryptographic key, there may be a requirement to transfer some or all of the data block into a contiguous area of RAM. The example code shown below illustrates the use of the read routine to perform this function. It transfers a complete block of data into RAM starting at the address defined by DATA. If DATA is \$8C then this code exactly complements the write routine which transfers a block in the other direction. Although the write routine must use \$8C, this data reading software could use any available RAM locations.

	ldhx lda psha jsr txa add deca tax	#\$F040 #7 RdBlock 1,sp	<pre>;example FLASH page for data ;example data block size ;save initial byte count (block size) ;get pointer to latest data block ;get address LS byte ;add block size ;and decrement ;H:X now point to last byte in block</pre>
again:	pshx pshh lda clrh	, x	;save H:X ;get a byte of data
	ldx sta pulh pulx decx	3,sp DATA-1,x	;byte count now in H:X ;put byte into RAM ;retrieve FLASH data pointer ;and point to next (previous) byte
	dec bne	l,sp again	<pre>/decrement byte count ;finished ?</pre>
	pula		;fix stack

Figure 3. Example use of the read routine to retrieve a complete block of data

The data saving method presented here necessarily includes some history of the saved data. In some applications this may be of value. The number of old blocks available will of course depend on the current position in the page and there will sometimes be none. If historical data is always required then it is possible to use two pages for the same block of data thus guaranteeing that at least one page of historical data will always be available. This capability is not included in this application note but it could be added to the application software prior to calling the read and write routines. Clearly the most important aspect would be to keep track of which of the two pages holds the most recent data. This approach would also increase further the number of write cycles available for this block of data.

One disadvantage of the simple method presented here is that it necessarily assumes that the block writing process will not be interrupted by a power-fail or any other unexpected event that stops the application. If this occurs during the data saving procedure the page being written to (or erased) may be left in an intermediate state from which valid data is not available. It is up to the system designer to minimise the possibility of this happening and/or facilitate acceptable recovery or default behaviour if the data is corrupted. In this respect, however, the emulated EEPROM is superior to most serial EEPROM implementations due to the much shorter writing time.

### FLASH memory

The FLASH memory used in the MC68HC908 family of devices allows very fast programming. Including software overhead, programming can be carried out at over 10 bytes per millisecond which is a factor of a hundred faster than most EEPROMs. An additional consideration is the page erase time of 4ms but this doesn't occur prior to every write. Careful management in the application software can thus avoid always having to allow for the possibility of this happening prior to saving data if this potential delay is unacceptable.

In the case of the MC68HC908QY/QT devices, a page of FLASH consists of two rows of 32 bytes each for a total of 64 bytes. FLASH memory is programmed a row (or part of a row) at a time but erased in pages. Although some data sheets discourage writing to a particular row more than once without erasing it in between, there is no technical reason why this should not be done. It is also allowable to write to only part of a row at a time, there being in practice no minimum number of bytes which must be programmed each time a row is written to.

The only restriction is that the total write time between erases should not exceed  $t_{HV}$  (4ms) per row. This is ensured by the software: each of the 32 bytes is only written once between erases so the maximum time is 32 x 35µs i.e. 1.12ms. In this application the number of bytes in a block is not restricted so

EEPROM Emulation Using FLASH in MC68HC908QY/QT MCUs

5/D



there will sometimes be some unused bytes at the end of the page. Clearly block sizes of 1, 2, 4 etc. (any power of 2) will use all 64 bytes in their page.

The code section of any FLASH based application should always be protected against accidental erasure using, in the case of MC68HC908 MCUs, the FLASH block protection register, FLBPR<sup>1</sup>. As it works by protecting all FLASH above a particular memory address, the area of FLASH used as EEPROM should be at the start (lowest address) of the FLASH memory. This allows it to be enabled for erasure and programming while the program code, starting at a higher address, is fully protected. (see references 1 and 4).

#### **On-chip ROM routine**

Like other small members of the MC68HC908 family, the MC68HC908QY and QT devices have FLASH program/erase software included in on-chip ROM code. This code is used during factory test and burn-in. On larger devices like the GP32 this testing is carried out using code downloaded into RAM but variants with 256 bytes or less of RAM (128 in the case of the MC68HC908QY/QT) cannot do this efficiently because of the limited space.

The code included in the MC68HC908GR, KX, JL/JK and JB devices is described in Application Note AN1831. The code in the MC68HC908QY and QT devices operates in the same way, the only significant difference being the entry addresses for the routines. The ROM routines PrgRnge and EraRnge are used in this application note. Their use requires the equates shown below.

EraRnge	equ	\$2806	;FLASH erase routine in internal ROM
PgrRnge	equ	\$2809	;FLASH program routine in internal ROM
PgrRnge	equ	\$2809	;FLASH program routine in internal ROM

#### Figure 4. Equates required to access the on-chip ROM subroutines

The read routine in ROM is not used in this application. It can read a whole data block and place it in RAM and is even capable of verifying the contents of FLASH against RAM. Usually neither of these functions will be required in an actual application and the much simpler read routine RdBlock is used here.

The programming routine in ROM, PrgRnge, can program over row boundaries. This greatly simplifies the block search code developed for this

<sup>1.</sup> The FLASH block protection register, FLBPR, is actually a page protection register as it can be specified to protect the FLASH in increments of a page. In this application note, the word "block" refers to the user-defined data block that can be any size from 1 byte to a full page of 64 bytes.



application note as there is no requirement to take the row boundary into account. The whole page is thus available to hold as many blocks as possible.

The programming routine uses RAM location CPUSpd (\$89) to determine the bus speed, LstAddr (\$8A and \$8B) to save the end address in FLASH and a data buffer starting at BfrStrt (\$8C). The data buffer is the length of a data block. Before writing a block it is thus necessary to put the data to be stored into RAM locations from BfrStrt to BfrStrt +blocksize-1 and to leave the 4 locations from \$88 to \$8B available for use by the ROM routines. The first FLASH address is held in the index register and thus does not require to be stored in RAM. The erase routine in ROM, EraRnge, uses CtrlByt (\$88) for control information.

The use of the 4 bytes is shown in **Figure 5** and described in more detail in Application Note AN1831. It is important that CtrlByt and CPUSpd are initialised correctly. CtrlByt allows the on-chip erase routine to distinguish between a page erase and a mass erase (not used in this application). CPUSpd tells the erase and programming routines what the bus speed is so that the program and erase delays can be calculated correctly. Correct timing assumes that there are no interrupts during erasing or programming and they are automatically disabled during the execution of the ROM subroutines. The application code should re-enable interrupts if required.

Location	RAM address	Bytes	Use
CtrlByt	\$88	1	Control bits
CPUSpd	\$89	1	Bus speed in units of 0.25MHz
LstAddr	\$8A – \$8B	2	FLASH block end address
BfrStrt	\$8C =>	block size	Data buffer

#### Figure 5. RAM locations used by the on-chip ROM subroutines

The software subroutines in ROM handle the 4 RAM locations and no intervention is required except to change the data written to CPUSpd in the "WrtBlock" routine. This is shown as 13 (decimal) assuming that the internal clock is being used to obtain a 3.2 MHz bus speed. It should be changed if required to the value of the actual bus speed being used. The number should be the bus speed in units of 0.25MHz.

The data buffer at BfrStrt is the size of a data block. As multiple data block sizes are possible, the simplest way to organise an application's RAM would be to allocate a data buffer the same length as the largest block used. This is however not strictly necessary as only the RAM used for a particular block is



required and any unused RAM can be utilised for other purposes. Indeed all of the RAM used by the EEPROM emulation code can serve other purposes when it is not actually required for saving data to non-volatile memory. Clearly care would be required, perhaps by permanently allocating the required RAM, if saving data could be initiated by an interrupt.

### Software

The key to this type of use of FLASH is knowing where the latest block of data is situated within its page. This is required so that the latest block can be read and so that, if new data has to be written, it is put into the next available block-sized space in the page. If there is no room then the whole page is erased and the data is written at the start of the page. The current location could be held in RAM but would need to be remembered for each data type. Even more troublesome would be the requirement to provide non-volatile storage of this information so the strategy adopted here avoids the need to remember the current position.

Instead, every time a read or write is requested, the page is scanned to find the location of the latest data or the first available erased block. This has the disadvantage that the signature used to signify an unused block (\$FF in the first byte) has to be forbidden as valid data and it is up to the main application software to ensure that this doesn't occur. Clearly this signature could be made less restrictive by modifying the code to require that more bytes (perhaps the complete block) have to be erased (\$FF) to signify an unused block. Alternatively, a dummy byte could be added at the start of the data block thus avoiding any restrictions on the data.

The search is performed by the subroutine "FindClear" which is used by both the read and write procedures to determine the status of the data in the page. The subroutine requires that the block size is pushed onto the stack before it is called. It subtracts this size from the page size to obtain the bytes remaining after the first block and then reads the first byte of the first block. If it is \$FF, the subroutine exits with \$FF in the accumulator to indicate that an erased block was found. The first block will in fact only be erased if data has never been stored to this page so this is a special case.

Usually the first read will not be \$FF and the subroutine uses the number of bytes remaining after the first block to check if there is room for another. If not then the subroutine exits with the accumulator clear to indicate that no erased block is available. If there is room, the code checks the first byte of the next block for the signature of \$FF. This process is repeated until the location of the first erased block (if there is one) is found. On exit from "FindClear", the index register contains the address of the next available block unless their isn't one in which case it points to the last complete block.




Figure 6. FindClear flow diagram

EEPROM Emulation Using FLASH in MC68HC908QY/QT MCUs

5/D



The Write routine "WrtBlock" initialises the RAM locations CtrlByt and CPUSpd and pushes the block size onto the stack before calling "FindClear". It then checks the accumulator and, if it is \$FF, goes ahead and writes the data block using the address left in the 16-bit index register (H:X) by "FindClear". If it isn't \$FF, there is no room for another block and the page is erased and the address initialised to the start of the page. The data can then be written. This involves saving in RAM (at LstAddr) the address of the last byte to be written before calling the programming subroutine.





Figure 7. WrtBlock flow diagram






Figure 8. RdBlock flow diagram

EEPROM Emulation Using FLASH in MC68HC908QY/QT MCUs

For More Information On This Product, Go to: www.freescale.com

6/D



### References

- 1. MC68HC908QY4/D, technical data sheet
- 2. Application Note AN1831, "Using MC68HC908 On-chip FLASH Programming Routines"
- 3. Application Note AN2183, "Using FLASH as EEPROM on the MC68HC908GP32"
- 4. Engineering Bulletin EB398, "Techniques to Protect MCU Applications Against Malfunction due to Code Run-away"



### Software listing

1

```
2
 3
   ;*
   ; *
 4
             EEPROM Emulation using FLASH in MC68HC908QT/QY MCUs
 5
    ; *
 6
    ;* QTEEApp.asm
                                          Copyright (c) 2002 *
 7
    : *
         ;**
 8
 9
    ;*
10
   ;* Description: Read and Write subroutines which facilitate the
11
    ;*
       saving and retrieval of blocks of data of user-defined size
       in non-volatile FLASH memory in such a way that the write-erase cycling capability of the FLASH is extended up to 64 times its
12
   ;*
13
   ;*
   ;*
       specification of 10,000 cycles.
14
   ; *
15
16
   ;*
       Include files: none
17
    ;*
18
   ;*
       Documentation: MC68HC908QY4/D Technical Data Sheet.
19
   ;*
       Application Note AN2346 - "EEPROM Emulation using FLASH in
   ;*
20
       MC68HC908OT/OY MCUs".
21
   ; ;
22
   ;* This software is classified as Engineering Sample Software.
23
    ; *
    24
25
   ;*
26
   ;* Author:
                   Peter Topping - TSPG Applications - East Kilbride
27
   ; ;
28
   ;* Update History:
29
30
    ;* Rev
             Date
                        Author Description of Change
31
   ;* _____
               _____
                          _____
                                        _____
   ;* ES 0.1 22-Aug-02 PT Initial release
32
    ; *
33
34
35
36
    37
38
    ;*
39
   ;* Freescale reserves the right to make changes without further notice*
   ;* to any product herein to improve reliability, function, or design.*
40
    ;* Freescale does not assume any liability arising out of the
41
42
    ;* application or use of any product, circuit, or software described *
    ;* herein; neither does it convey any license under its patent rights*
43
44
   ;* nor the rights of others. Freescale products are not designed,
   ;* intended, or authorized for use as components in systems intended *
;* for surgical implant into the body, or other applications intended*
45
46
47
    ;* to support life, or for any other application in which the failure*
    ;* of the Freescale product could create a situation where personal
48
49
    ;* injury or death may occur. Should Buyer purchase or use Freescale *
50
    ;* products for any such intended or unauthorized application, Buyer \ast
    ;* shall indemnify and hold Freescale and its officers, employees,
51
   ;* subsidiaries, affiliates, and distributors harmless against all
;* claims, costs, damages, and expenses, and reasonable attorney
52
53
54
    ;* fees arising out of, directly or indirectly, any claim of personal*
55
    ;* injury or death associated with such unintended or unauthorized
56
    ;* use, even if such claim alleges that Freescale was negligent
57
    ;* regarding the design or manufacture of the part.
58
   ; *
    ;* Freescale is a registered trademark of Freescale Semiconductor, Inc. *
59
60
    61
62
63
   ;* Equates for ROM Subroutines and start of RAM
64
65
   EraRnge
                       $2806
                                    ;FLASH erase routine in ROM
                equ
66
                       $2809
                                    ;FLASH programming routine in ROM
   PgrRnge
                equ
67
   CtrlByt
                equ
                       $88
                                    ;control byte for ROM subroutines
68
   CPUSpd
                equ
                       $89
                                    ;CPU speed in units of 0.25MHz
69
   LstAddr
                     $8A
                                    ;last FLASH address to be programmed
                equ
70
71
72
                org
                       $FC00
73
74
```

Freescale Semiconductor,

0000

0000

0000

0000


0000

FC00

Inc



	75						
	76 ;	*********	******	* * * * * * * * *	* * * * * * *	* * * * * * * * * * * * * * * * * * * *	* *
	77 ;	*					*
	78 ;	* RdBlock	- Reads	a block	of dat	ta from FLASH and puts it in RAM	*
	79 ;	*					*
	80 ;	* Calling	convent	ion:	ldhx	#Blk1page	*
	81 ;	*			lda	#Blk1Size	*
	82 ;	*			jsr	RdBlock	*
	83 ;	*					*
	84 ;	* Inputs:	H:X -	pointing	to sta	art of FLASH page used for data	*
	85 ;	*	A –	block si	ze		*
	86 ;						*
	87 ;					art of FLASH block containing data	*
	88 ;		A –	data fro	m first	t byte of block	*
	89 ;						*
	90 ;		FindCl	ear			*
	91 ;						*
		*********	******	******	* * * * * * *	* * * * * * * * * * * * * * * * * * * *	* *
	93						
FC00 [02] 87		dBlock:	psha			;save block size	
FC01 [04] AD32	95		bsr	FindCle	ar	;find first erased block	
	96						
FC03 [02] A1FF	97		cmp	#\$FF		;was an erased block found ?	
FC05 [03] 260A	98		bne	skipdec		; if not then don't go back a block	2
FC07 [01] 9F	99		txa			;get LS byte of address	
FC08 [02] A43F	100		and	#\$3F		;only look at address within page	
FC0A [03] 2705	101		beq	skipdec		; if 0 then no data so don't go bac	!k
FCOC [01] 9F	102		txa			; if not get LS byte of address aga	in
FC0D [04] 9EE001	103		sub	1,sp		;and subtract block size to point	
FC10 [01] 97	104		tax			;to start of valid data block	
	105						
FC11 [02] F6	106 s	kipdec:	lda	, x		;get first byte of data	
FC12 [02] A701	107		ais	#1		;de-allocate stack	
FC14 [04] 81	108		rts				
	109						
	110						
							* *
	111 ;	********	******		******	* * * * * * * * * * * * * * * * * * * *	
	111 ; 112 ;		******		*****	* * * * * * * * * * * * * * * * * * * *	*
		*				lata into FLASH from RAM buffer	*
	112 ;	* * WrtBloc}					*
	112 ; 113 ; 114 ;	* * WrtBloc}	s - Writ	es a blo			* * *
	112 ; 113 ; 114 ;	* * WrtBlocł * * Calling	s - Writ	es a blo	ck of d	data into FLASH from RAM buffer	* * * *
	112 ; 113 ; 114 ; 115 ;	* WrtBloc * * Calling *	s - Writ	es a blo	ck of d ldhx	data into FLASH from RAM buffer #Blklpage	* * * *
	112 ; 113 ; 114 ; 115 ; 116 ;	* WrtBloc * * Calling * *	s - Writ	es a blo	ock of d ldhx lda	data into FLASH from RAM buffer #Blklpage #BlklSize	* * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ;	* WrtBloc} * * Calling * * *	convent	es a blo	ock of d ldhx lda jsr	data into FLASH from RAM buffer #Blklpage #BlklSize	* * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ;	* WrtBloc * Calling * * * * * * * Inputs:	s - Writ convent H:X -	es a blo	ock of d ldhx lda jsr to sta	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock	* * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ;	* WrtBlock * Calling * * * * * Inputs:	s - Writ convent H:X -	es a blo ion: pointing	ock of d ldhx lda jsr to sta	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock	* * * * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ;	<pre>* WrtBloc} * * Calling * * * * * * Inputs: * *</pre>	G - Writ convent H:X - A -	tes a blo tion: pointing block si	ock of d ldhx lda jsr to sta	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock	* * * * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ;	* WrtBloc} * Calling * Calling * * * Inputs: * * * Returns	G - Writ convent H:X - A -	tes a blo tion: pointing block si	ock of d ldhx lda jsr to sta	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock	* * * * * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ;	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	Convent H:X - A - : nothin	tes a blo ion: pointing block si	ock of d ldhx lda jsr to sta ze	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock	* * * * * * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ;	<pre>* WrtBloc} *  Calling * Calling * * * * * * * * * * * * * * * * * * *</pre>	G - Writ convent H:X - A - FindCl	es a blo ion: pointing block si g ear, Era	ck of d ldhx lda jsr to sta ze Rnge (H	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM)	* * * * * * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ;	<pre>* WrtBloc} *  Calling * Calling * * * * * * * * * * * * * * * * * * *</pre>	G - Writ convent H:X - A - FindCl	es a blo ion: pointing block si g ear, Era	ck of d ldhx lda jsr to sta ze Rnge (H	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data	* * * * * * * * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ;	<pre>* WrtBloc} *  Calling * Calling * * * * * * * * * * * * * * * * * * *</pre>	G - Writ convent H:X - A - FindCl	es a blo ion: pointing block si g ear, Era	ck of d ldhx lda jsr to sta ze Rnge (H	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM)	* * * * * * * * * * * *
FC15 [04] 6E0D89	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W	<pre>* WrtBloc} *  Calling * Calling * * * * * * * * * * * * * * * * * * *</pre>	G - Writ convent H:X - A - FindCl	es a blo ion: pointing block si g ear, Era ******** #13,CPU	ck of c ldhx lda jsr to sta ze Rnge (H *******	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ;3.2MHz/0.25MHz = 13</pre>	* * * * * * * * * * * *
FC15 [04] 6E0D89 FC18 [03] 3F88	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 126 ; 126 ; 127	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - FindCl	es a blo ion: pointing block si ng ear, Era	ck of c ldhx lda jsr to sta ze Rnge (H *******	data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM)	* * * * * * * * * * *
	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - FindCl	es a blo ion: pointing block si g ear, Era ******** #13,CPU	ck of c ldhx lda jsr to sta ze Rnge (H *******	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ;3.2MHz/0.25MHz = 13</pre>	* * * * * * * * * * * * * * * * * * * *
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 ;	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - FindCl	es a blo ion: pointing block si g ear, Era ******** #13,CPU	ck of d ldhx lda jsr to sta ze Rnge (F *******	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 130	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - i nothin FindCl	es a blo ion: pointing block si lg ear, Era #13,CPU CtrlByt	ck of d ldhx lda jsr to sta ze Rnge (F *******	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 ; 130 ; 131	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - i nothin FindCl	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle	ck of d ldhx lda jsr to sta ze Rnge (F *******	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 128 W 129 130 131 132	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - inothin FindCl treat bsr cmp	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 130 131 132 133	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - i nothin FindCl www.clr psha bsr cmp beq	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 130 131 132 133 134	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - i nothin FindCl trend bsr clr psha bsr cmp beq jsr	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 126 ; 127 ; 128 W 129 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ;	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - inothin FindCl trend clr psha bsr cmp bsr cmp bsr txa	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ;	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - inothin FindCl tress bsr cmp bsr cmp bsr cmp bsr cmp txa and	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 120 ; 121 ; 122 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 130 131 132 133 134 135 136 137 138	<pre>* WrtBloc} * * Calling * * * * * * * * * * * * * * * * * * *</pre>	H:X - A - inothin FindCl tress bsr cmp bsr cmp bsr cmp bsr cmp txa and	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0 FC27 [01] 97	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 120 ; 121 ; 122 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 130 131 132 133 134 135 136 137 138	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - i nothin FindCl stream bsr clr psha bsr clr psha bsr clr psha bsr clr psha bsr clr and tax	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0 FC27 [01] 97 FC28 [02] 86	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 u 128 w 129 u 130 131 132 133 134 135 136 137 138 139 b	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - i nothin FindCl transformer bsr cmp bsr cmp bsr txa and tax pula	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0 FC27 [01] 97 FC28 [02] 86 FC29 [02] 89	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 128 W 129 130 131 132 133 134 135 136 137 138 139 b 140 140 140 140 140 141 1	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - i nothin FindCl transf bsr cmp bsr cmp bsr cmp jsr txa and tax pula pshx	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge #\$C0	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0 FC27 [01] 97 FC28 [02] 86 FC29 [02] 89 FC2A [04] 9EEB01	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 126 ; 127 ; 126 ; 127 ; 128 W 129 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 139 ; 130 ; 131 ; 132 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 130 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 140 ; 131 ; 131 ; 132 ; 133 ; 134 ; 135 ; 136 ; 137 ; 138 ; 139 ; 140 ; 14	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - inothin FindCl mov clr psha bsr cmp beq jsr cmp beq jsr txa and tax pula pshx add	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge #\$C0	ck of c ldhx lda jsr to sta ze Rnge (F ******* (Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0 FC27 [01] 97 FC28 [02] 86 FC29 [02] 89 FC2A [04] 9EEB01 FC2D [01] 4A	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 130 131 132 133 134 135 136 137 138 139 b 140 141 142	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - i nothin FindCl find	es a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge #\$C0	ck of d ldhx lda jsr to sta ze Rnge (F ******* Spd	<pre>data into FLASH from RAM buffer #Blklpage #BlkJsize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	2
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0 FC27 [01] 97 FC28 [02] 86 FC29 [02] 89 FC2A [04] 9EEB01 FC2D [01] 4A FC2E [01] 97	112 ; 113 ; 114 ; 115 ; 116 ; 117 ; 118 ; 119 ; 120 ; 121 ; 122 ; 123 ; 124 ; 125 ; 126 ; 127 ; 128 W 129 130 131 132 133 134 135 136 137 138 139 b 140 141 142 143	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - i nothin FindCl transformed bsr chr psha bsr chr psha bsr chr psha bsr chr psha tax pbeq jsr txa and tax pshx add cca tax	es a blo ion: pointing block si lg ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge #\$C0 1,sp	ck of d ldhx lda jsr to sta ze Rnge (F ******* Spd	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	:
FC18 [03] 3F88 FC1A [02] 87 FC1B [04] AD18 FC1D [02] A1FF FC1F [03] 2707 FC21 [05] CD2806 FC24 [01] 9F FC25 [02] A4C0 FC27 [01] 97 FC28 [02] 86 FC29 [02] 89 FC2A [04] 9EEB01 FC2D [01] 4A FC2E [01] 97 FC2F [04] 358A	112       ;         113       ;         114       ;         115       ;         116       ;         117       ;         118       ;         119       ;         120       ;         121       ;         122       ;         123       ;         124       ;         125       ;         126       ;         127       128         130       131         132       133         133       134         135       136         137       138         139       b         140       141         142       143         144       144	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - inothin FindCl trees	es a blo ion: pointing block si lg ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge #\$C0 1,sp	ck of d ldhx lda jsr (to sta ze Rnge (F ******* Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM)</pre>	:
FC18       [03]       3F88         FC1A       [02]       87         FC1B       [04]       AD18         FC1D       [02]       A1FF         FC1       [03]       2707         FC21       [05]       CD2806         FC24       [01]       9F         FC25       [02]       A4C0         FC27       [01]       97         FC28       [02]       86         FC29       [02]       89         FC2A       [04]       9EEB01         FC2E       [01]       97         FC2E       [01]       97         FC2E       [04]       358A         FC31       [02]       88	112       ;         113       ;         114       ;         115       ;         116       ;         117       ;         118       ;         119       ;         121       ;         122       ;         123       ;         124       ;         125       ;         126       ;         127       128         128       W         129       130         131       132         133       134         135       136         137       138         139       b         140       141         142       143         144       145	* WrtBlock * Calling * Calling * * * Inputs: * Returns: * Uses: * Uses: * rtBlock:	H:X - A - i nothin FindCl find	ess a blo ion: pointing block si g ear, Era #13,CPU CtrlByt FindCle #\$FF blkfnd EraRnge #\$C0 1,sp LstAddr	ck of d ldhx lda jsr (to sta ze Rnge (F ******* Spd ar	<pre>data into FLASH from RAM buffer #Blklpage #BlklSize WrtBlock art of FLASH page used for data ROM), PgrRnge (ROM) ************************************</pre>	:



L.

WRTBLOCK

FC15



## Appendix

The code shown in the listing in this appendix is an alternative to that shown in the previous section. It uses a different WrtBlock routine that does not use the erase routine, EraRnge, which is included in the on-chip ROM.

This alternative code is appropriate for use with early mask sets of the MC68HC908QY/QT (1L69J, 2L69J and 3L69J) which have the FLASH control logic error described in errata 68HC908QY/QTMSE3.

There are two blocks of FLASH memory in the M68HC908QY/QT MCU which are selected internally by array select signals. Address values are protected against changes after a page erase sequence has started. Any attempt to write a new address after HVEN=1 is blocked. However, due to a logic error in these mask sets, the latching of the array select signals is not blocked so it is possible that one page in one array could be unintentionally erased when a page erase is performed on a page in the other array.

EraRnge refreshes the COP by periodically writing to address \$FFFF. This is in the top FLASH array so a write to this location while erasing (using EraRnge) a FLASH page in the bottom array (\$EE00-\$FDFF) can result in the erroneous erasure of a page in the top array. This occurs regardless of the protection status of the page in the top array.

To avoid this problem it is thus necessary, on the mask sets with this problem, to avoid using the on-chip erase routine. The alternative code shown below replaces this routine with one downloaded into RAM.

Although functionally equivalent, the replacement software uses half of the available RAM (from \$C0 to \$FF) and is thus intended only as an interim solution until silicon without the logic fault is available.





6/D

\*\*\*\*\*\*\* ; \* \* 1 2 ;\* 3 ;\* EEPROM Emulation using FLASH in MC68HC908QT/QY MCUs 4 5 ;\* This listing includes an alternative Write subroutine to the 6 ;\* one presented in Application Note AN2346. It avoids using the 7 : \*  $908 \rm QT/QY$  erase routine in ROM and thus the additional page erase described in Errata  $68 \rm HC908 \rm QY/QTMSE3.$  It downloads code into ;\* 8 9 ;\* RAM and uses all of the top half of the RAM (from \$C0 to \$FF). 10 11 The main subroutine "WrtBlock" is the same as in the Application 12 ;\* Note code except that it calls "EEEPage" instead of the ROM 13 ;\* subroutine "EraRnge". As long as this change is made to "EEEinRAM". The FLASH reading routime "RdBlock" and the subroutine "FindClear" are identical to those in the Application ;\* 14 ;\* 15 16 ;\* ;\* Note. 17 18 ; \* 19 ;\* Peter Topping 18th July 2002 20 ;\* 21 22 23 ParRnae equ \$2809 ;FLASH programming routine in ROM 24 CtrlByt equ \$88 ; control byte for ROM subroutines 25 CPUSpd \$89 ;CPU speed in units of 0.25MHz equ 26 LstAddr \$8A ;last FLASH address to be programmed equ 27 ;\* Additional equates 28 ERASE %00000010 29 equ ;erase bit in FLCR 30 HVEN equ %00001000 ;high voltage bit in FLCR 31 ERAHVEN equ %00001010 ;erase and high voltage bits in FLCR 32 FLBPR equ SFFBE ;flash block protect reg (flash) SFE08 33 FLCR equ ;FLASH control register 34 35 org \$FD00 36 37 38 ;\* 39 ;\* RdBlock - Reads a block of data from FLASH and puts it in RAM ; \* 40 ;\* Calling convention: 41 ldhx #Blk1page 42 ;\* lda #Blk1Size ;\* 43 jsr RdBlock 44 ;\* Inputs: H:X - pointing to start of FLASH page used for data A  $\,$  - block size 45 ;\* ;\* 46 47 ;\* Returns: H:X - pointing to start of FLASH block containing data 48 ;\* 49 ;\* A - data from first byte of block 50 ;\* ;\* Uses: 51 FindClear ; \* 52 53 54 55 RdBlock: psha ;save block size 56 bsr FindClear ;find first erased block 57 #\$FF ;was an erased block found ? cmp 58 bne skipdec ; if not then don't go back a block 59 ;get LS byte of address txa 60 and #\$3F ;only look at address within page 61 beq skipdec ; if 0 then no data so don't go back 62 txa ; if not get LS byte of address again FD0D [04] 9EE001 63 sub 1,sp ;and subtract block size to point 64 tax ;to start of valid data block 65 66 skipdec: lda ;get first byte of data ,x 67 ais #1 ;de-allocate stack 68 rts 69 70 71 72 73 74

Inc

0000

0000

0000

0000

0000

0000

0000

0000

0000

FD00

FD00 [02] 87

FD01 [04] AD32

FD03 [02] A1FF

FD05 [03] 260A

FD08 [02] A43F

FD0A [03] 2705

FD0C [01] 9F

FD10 [01] 97

FD11 [02] F6

FD14 [04] 81

FD12 [02] A701

[01] 9F

FD07



	75	-	******	************	*******
	76	;*			*
	77 78	;* WrtBlock	c - Writ	es a block of	data into FLASH from RAM buffer *
	79	;* Calling	convent	ion: ldhx	#Blk1page *
	80	;*		lda	#Blk1Size *
	81 82	;* ;*		jsr	WrtBlock *
	83		н:х -	pointing to st	tart of FLASH page used for data *
	84	;*		block size	*
	85	;*			*
	86 87	;* Returns: ;*	nothir	ıg	*
	88	;* Uses:	FindCl	ear, EEEPage,	EEEinRAM (RAM), PgrRnge (ROM) *
	89 90	; * ; * * * * * * * * * * * *	* * * * * * * *	****	* * * * * * * * * * * * * * * * * * * *
	91				
FD15 [04] 6E0D89		WrtBlock:	mov	#13,CPUSpd	(3.2MHz/0.25MHz = 13)
FD18 [03] 3F88 FD1A [02] 87	93 94		clr psha	CtrlByt	;page (not mass) erase ;save block size
FD1B [04] AD18	95		bsr	FindClear	;find first available erased block
FD1D [02] A1FF	96		cmp	#\$FF	;erased block found ?
FD1F [03] 2707	97		beq	blkfnd	; if so write to it
FD21 [05] CDFD52 FD24 [01] 9F	98 99		jsr txa	EEEPage	;if not then erase page ;get LS byte of FLASH address
FD25 [02] A4C0	100		and	#\$C0	; and reset it to start of page
FD27 [01] 97	101		tax		;H:X now pointing to first block
FD28 [02] 86	102	blkfnd:	pula		;get block size
FD29 [02] 89	104	DIMING	pshx		;save start address LS byte
FD2A [04] 9EEB01	105		add	1,sp	;add block size to LS byte
FD2D [01] 4A	106		deca		;back to last address in block
FD2E [01] 97 FD2F [04] 358A	107 108		tax sthx	LstAddr	<pre>;last address now in H:X ;save in RAM for use by ROM routine</pre>
FD31 [02] 88	109		pulx	Ebenaar	;restore X (H hasn't changed)
FD32 [03] CC2809	110		jmp	PgrRnge	<pre>;program block (includes RTS)</pre>
	111 112			· • • • • • • • • • • • • • • • • • • •	******
	112	;*			*
			ar - Fir	ds first erase	ed block within page *
	115	;*			*
	116 117	;* Inputs: ;*			tart of page used for required data *
		;*	DIOCK	size last thir	ig on stack *
			if eras	ed block found	1: *
	120				tart of first erased block in page *
	121 122	;* :* Dotumpa		\$FF	ound (page full): *
	122				tart of last written block *
	124			\$00	*
	125	;*			*
	126 127	, ^ ^ ^ ^ * * * * * * * *			****************
FD35 [02] A640		FindClear:	lda	#\$40	;number of bytes in a page
FD37 [04] 9EE003	129		sub	3,sp	;less number in first block
FD3A [02] 87	130		psha		;save bytes left
FD3B [02] F6	131 132	floop:	lda	, x	;get first data byte in block
FD3C [02] A1FF	133		cmp	#\$FF	;erased byte ?
FD3E [03] 270F	134		beq	finishl	; if so then exit, otherwise try next
FD40 [02] 86	135 136				;bytes left
FD40 [02] 86 FD41 [04] 9EE003	130		pula sub	3,sp	;less number in next block
FD44 [02] 87	138		psha	5755	resave bytes left
FD45 [03] 2B07	139		bmi	finish2	;enough for another block ?
FD47 [01] 9F	140 141		tvo		were get LS byte of address
FD47 [01] 9F FD48 [04] 9EEB04	141		txa add	4,sp	;yes, get LS byte of address ;add block size
FD4B [01] 97	143		tax	,	; put it back (can't be a carry)
FD4C [03] 20ED	144		bra	floop	;and try again
ED4E [01] 4E	145	finich?	alma		ing room but & gan/t be der
FD4E [01] 4F FD4F [02] A701	146 147	finish2: finish1:	clra ais	#1	;no room but A can't be \$FF ;fix stack pointer
FD51 [04] 81	148		rts		····· •



	149 150	;********	******	* * * * * * * * * * * * * *	**********
	151	;*			*
	152 153	;* EEEPage ;*	- Erase	s a page of em	ulated EEPROM FLASH *
	154	;* Calling	convent	ion: ldhx	#EEPage *
	155	;*		jsr	EEEpage *
	156 157	;* ;* Inputs:	н.х _	pointing into 1	* FLASH page to be erased *
	158	;*	п•л -	pointing into i	*
	159		H:X -	unchanged	*
	160 161	;* :*******	******	* * * * * * * * * * * * * * *	* *****
	162	,			
FD52 [02] 89		EEEPage:	pshx		;save FLASH address in RAM for
FD53 [02] 8B FD54 [03] 450034	164 165		pshh ldhx	#RAMsize	;retrieval from within RAM routine ;get size of RAM resident routine
FD57 [04] D6FD66	166	loadloop:	lda		;get a byte of code
FD5A [02] 87	167	-	psha		;and put it into RAM
FD5B [03] 5BFA	168			loadloop	;finished ?
FD5D [01] 85 FD5E [02] 9B	169 170		tpa sei		;get CCR ;disable interrupts
FD5F [02] 95	171		tsx		;pointer to RAM routine
FD60 [04] FD	172		jsr	, X	;execute RAM routine
FD61 [02] A734 FD63 [02] 8A	173 174		ais pulh	#RAMsize	;de-allocate stack space ;restore FLASH address
FD64 [02] 88	175		puln pulx		rescore rush address
FD65 [02] 84	176		tap		;restore CCR
FD66 [04] 81	177		rts		
	178 179	; * * * * * * * * * * *	******	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
	180	;*			*
	181		- RAM	resident part (	-
	182 183	;* ;* Calling	aantont	ion: Idha	*
		;* Calling ;*	convent	ion: ldhx jsr	<pre>#{pointer to routine} * ,x *</pre>
	185	;*		5~-	*
					required times assuming the bus *
	187 188	;* clock is ;*	3.2MHz	+ 25% ie 4.0M	Hz. *
	189		* * * * * * *	****	* * * * * * * * * * * * * * * * * * * *
	190				
FD67 [02] 87 FD68 [04] D60034	191	EEEinRAM:	psha lda	(RAMsize) v	;save CCR :retrieve FLISH address MSR from RIM
FD68 [04] D60034 FD6B [04] DE0035		EEEinRAM:	psha lda ldx	(RAMsize),x (RAMsize+1),x	;retrieve FLASH address MSB from RAM
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87	191 192 193 194	EEEinRAM:	lda ldx psha		;retrieve FLASH address MSB from RAM ;and LS byte
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A	191 192 193 194 195	EEEinRAM:	lda ldx psha pulh	(RAMsize+1),x	;retrieve FLASH address MSB from RAM
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602	191 192 193 194 195 196	EEEinRAM:	lda ldx psha pulh lda		;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X)
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A	191 192 193 194 195	EEEinRAM:	lda ldx psha pulh	(RAMsize+1),x #ERASE	;retrieve FLASH address MSB from RAM ;and LS byte
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7	191 192 193 194 195 196 197 198 199	EEEinRAM:	lda ldx psha pulh lda sta lda sta	(RAMsize+1),x #ERASE FLCR FLBPR ,x	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E	191 192 193 194 195 196 197 198 199 200	EEEinRAM:	lda ldx psha pulh lda sta lda sta lda	(RAMsize+1),x #ERASE FLCR FLBPR	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7	191 192 193 194 195 196 197 198 199	EEEinRAM:	lda ldx psha pulh lda sta lda sta	(RAMsize+1),x #ERASE FLCR FLBPR ,x #14	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A	191 192 193 194 195 196 197 198 199 200 201 202 203	EEEinRAM:	lda ldx psha pulh lda sta lda sta lda	(RAMsize+1),x #ERASE FLCR FLBPR ,x #14 * #ERAHVEN	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08	191 192 193 194 195 196 197 198 199 200 201 202 203 204	EEEinRAM:	lda ldx psha pulh lda sta lda sta lda dbnza lda sta	(RAMsize+1),x #ERASE FLCR FLBPR ,x #14 * #ERAHVEN FLCR	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08 FD82 [02] AE28	191 192 193 194 195 196 197 198 200 201 202 203 204 205		lda ldx psha pulh lda sta lda sta lda dbnza lda sta lda sta lda	(RAMsize+1),x #ERASE FLCR FLBPR ,x #14 * #ERAHVEN FLCR #40	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08	191 192 193 194 195 196 197 198 200 201 202 203 204 205	EEEinRAM: tloop:	lda ldx psha pulh lda sta lda sta lda dbnza lda sta	(RAMsize+1),x #ERASE FLCR FLBPR ,x #14 * #ERAHVEN FLCR	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08 FD82 [02] AE28 FD84 [02] A686	191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208		lda ldx psha pulh lda sta lda dbnza lda sta lda sta lda dbnza	(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of lous at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08 FD82 [02] AE28 FD84 [02] A686 FD86 [03] 4BFE FD88 [03] 5BFA	191 192 193 194 195 196 197 198 200 201 202 203 204 205 206 207 208 209		lda ldx psha pulh lda sta lda dbnza lda sta lda dbnza dbnza	<pre>(RAMsize+1),x #ERASE FLCR FLBPR ,x #14 * #ERAHVEN FLCR #40 #134 * tloop</pre>	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08 FD82 [02] AE28 FD84 [02] A686 FD86 [03] 4BFE	191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208		lda ldx psha pulh lda sta lda dbnza lda dbnza	(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 *	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7B [03] 4BFE FD82 [02] A686 FD84 [02] A686 FD88 [03] 5BFA FD8A [02] A608 FD85 [04] C7FE08 FD85 [02] A607	191 192 193 194 195 196 197 200 201 202 203 204 205 206 207 208 209 210 211 212		lda ldx psha pulh lda sta lda dbnza lda dbnza lda dbnza dbnzx lda sta lda dbnza dbnza	<pre>(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR #7</pre>	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08 FD82 [02] AE28 FD84 [02] A686 FD86 [03] 4BFE FD88 [03] 5BFA FD8A [02] A608 FD8C [04] C7FE08	191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213		lda ldx psha pulh lda sta lda dbnza lda dbnza dbnza dbnza dbnza dbnza	(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of l0us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7D [02] A60A FD7F [04] C7FE08 FD82 [02] AE28 FD84 [02] A686 FD86 [03] 4BFE FD88 [03] 5BFA FD8A [02] A608 FD8C [04] C7FE08 FD8F [02] A607 FD8F [02] A607 FD91 [03] 4BFE	191 192 193 194 195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214		lda ldx psha pulh lda sta lda dbnza lda dbnza dbnza dbnza lda sta lda sta lda dbnza	<pre>(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR #7</pre>	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] F7 FD79 [02] A60E FD7B [03] 4BFE FD7B [03] 4BFE FD82 [02] A686 FD84 [02] A686 FD88 [03] 5BFA FD8A [02] A608 FD85 [04] C7FE08 FD85 [02] A607	191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213		lda ldx psha pulh lda sta lda dbnza lda dbnza lda dbnza dbnzx lda sta lda dbnza dbnza	<pre>(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR #7</pre>	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] A60 FD7B [03] 4BFE FD7B [03] 4BFE FD7B [02] A60A FD7F [04] C7FE08 FD82 [02] AE28 FD84 [02] A686 FD86 [03] 4BFE FD88 [03] 5BFA FD88 [02] A608 FD82 [04] C7FE08 FD8F [02] A607 FD91 [03] 4BFE FD93 [01] 4F FD94 [04] C7FE08 FD97 [02] 86	191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217		lda ldx psha pulh lda sta lda dbnza lda dbnza lda dbnza dbnzx lda dbnza clra sta pula	(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR #7 * FLCR	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay ;of 10us at 4 MHz (7*3/4MHz=5.2us) ;clear HVEN bit ;restore CCR (2 cycles)</pre>
FD68       [04]       D60034         FD6B       [04]       DE0035         FD6E       [02]       87         FD6F       [02]       A602         FD72       [04]       C7FE08         FD75       [04]       C6FFBE         FD78       [02]       F0         FD79       [02]       A602         FD75       [04]       C6FFBE         FD78       [02]       A604         FD75       [04]       C7FE08         FD70       [02]       A60A         FD77       [04]       C7FE08         FD82       [02]       AE28         FD84       [02]       A686         FD86       [03]       4BFE         FD88       [03]       5BFA         FD84       [02]       A608         FD85       [02]       A607         FD91       [03]       4BFE         FD93       [01]       4F         FD93       [01]       4F         FD93       [01]       4F         FD93       [03]       21FE	191 192 193 194 195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218		lda ldx psha pulh lda sta lda dbnza lda dbnza lda dbnza dbnzx lda sta lda sta lda chra sta lda sta lda bnzx	<pre>(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR #7 *</pre>	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of l0us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay ;of l0us at 4 MHz (7*3/4MHz=5.2us) ;clear HVEN bit</pre>
FD68 [04] D60034 FD6B [04] DE0035 FD6E [02] 87 FD6F [02] 8A FD70 [02] A602 FD72 [04] C7FE08 FD75 [04] C6FFBE FD78 [02] A60 FD7B [03] 4BFE FD7B [03] 4BFE FD7B [02] A60A FD7F [04] C7FE08 FD82 [02] AE28 FD84 [02] A686 FD86 [03] 4BFE FD88 [03] 5BFA FD88 [02] A608 FD82 [04] C7FE08 FD8F [02] A607 FD91 [03] 4BFE FD93 [01] 4F FD94 [04] C7FE08 FD97 [02] 86	191 192 193 194 195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219		lda ldx psha pulh lda sta lda dbnza lda dbnza lda dbnza dbnzx lda dbnza clra sta pula	(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR #7 * FLCR	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay ;of 10us at 4 MHz (7*3/4MHz=5.2us) ;clear HVEN bit ;restore CCR (2 cycles)</pre>
FD68       [04]       D60034         FD6B       [04]       DE0035         FD6E       [02]       87         FD6F       [02]       A602         FD72       [04]       C7FE08         FD75       [04]       C6FFBE         FD78       [02]       F0         FD79       [02]       A602         FD75       [04]       C6FFBE         FD78       [02]       A604         FD75       [04]       C7FE08         FD70       [02]       A60A         FD77       [04]       C7FE08         FD82       [02]       AE28         FD84       [02]       A686         FD86       [03]       4BFE         FD88       [03]       5BFA         FD84       [02]       A608         FD85       [02]       A607         FD91       [03]       4BFE         FD93       [01]       4F         FD93       [01]       4F         FD93       [01]       4F         FD93       [03]       21FE	191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221		lda ldx psha pulh lda sta lda dbnza lda dbnza lda dbnza dbnzx lda sta lda sta lda chra sta lda sta lda bnzx	(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HVEN FLCR #7 * FLCR	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay ;of 10us at 4 MHz (7*3/4MHz=5.2us) ;clear HVEN bit ;restore CCR (2 cycles)</pre>
FD68       [04]       D60034         FD6B       [04]       DE0035         FD6E       [02]       87         FD70       [02]       A602         FD72       [04]       C7FE08         FD75       [04]       C6FFBE         FD78       [02]       F7         FD79       [02]       A602         FD75       [04]       C6FFBE         FD78       [02]       A604         FD79       [02]       A604         FD75       [04]       C7FE08         FD82       [02]       AE28         FD84       [02]       A686         FD86       [03]       4BFE         FD88       [02]       A608         FD82       [02]       A608         FD84       [02]       A607         FD91       [03]       4BFE         FD93       [01]       4F         FD93       [01]       4F         FD94       [04]       C7FE08         FD97       [02]       86         FD98       [03]       21FE         FD94       [04]       81	191 192 193 194 195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220	tloop:	lda ldx psha pulh lda sta lda dbnza lda dbnza lda dbnza dbnzx lda sta lda sta lda clra sta pula brn rts	<pre>(RAMsize+1),x #ERASE FLCR FLBPR ,x #114 * #ERAHVEN FLCR #40 #134 * tloop #HYEN FLCR #7 * FLCR #7 * </pre>	<pre>;retrieve FLASH address MSB from RAM ;and LS byte ;MSB into h (address is now in H:X) ;set ERASE bit in control register ;read block protection register ;write to an address within page ;3 cycle loop so 14 times for delay ;of 10us at 4 MHz (14*3/4MHz=10.5us) ;ERASE and HVEN bit ;set HVEN bit in control register ;40 times ;100us delay ;for 4ms of HVEN high ;40*(5+134*3)/4MHz=4070us ;clear ERASE bit ;3 cycle loop so 7 times for delay ;of 10us at 4 MHz (7*3/4MHz=5.2us) ;clear HVEN bit ;restore CCR (2 cycles)</pre>

EEPROM Emulation Using FLASH in MC68HC908QY/QT MCUs

For More Information On This Product, Go to: www.freescale.com



BLKFND	FD28
CPUSPD	0089
CTRLBYT	0088
EEEINRAM	FD67
EEEPAGE	FD52
ERAHVEN	000A
ERASE	0002
FINDCLEAR	FD35
FINISH1	FD4F
FINISH2	FD4E
FLBPR	FFBE
FLCR	FE08
FLOOP	FD3E
HVEN	0008
LOADLOOP	FD57
LSTADDR	008A
PGRRNGE	2809
RAMSIZE	0034
RDBLOCK	FD00
SKIPDEC	FD11
TLOOP	FD84
WRTBLOCK	FD15
	CPUSPD CTRLBYT EEEINRAM EEEPAGE ERAHVEN ERASE FINDCLEAR FINISH1 FINISH2 FLCR FLOOP HVEN LOADLOOP LSTADDR PGRRNGE RAMSIZE RDBLOCK SKIPDEC TLOOP



#### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



AN2346/D For More Information On This Product, Go to: www.freescale.com