

Freescale Semiconductor

Semiconductor Products Sector Application Note **AN1739** 

# A/D Conversion Software for the MC68HC05JJ/JP Series Microcontrollers

By Mark L. Shaw Member, Technical Staff Phoenix, Arizona

#### Introduction

The MC68HC05JJ/JP series of microcontrollers (MCUs) can be used to build simple single slope analog-to-digital (A/D) converters of up to 12-bits of measurement. The intent of this application note is to present a set of software examples for the MC68HC05JJ/JP using each of the four modes of operation. Additional information on the analog subsystem of these MCUs can be found in *Applications Using the Analog Subsystem on MC68HC05JJ/JP Series Microcontrollers*, Freescale



© Freescale Semiconductor, Inc., 2004. All rights reserved.



# **Analog-to-Digital Conversion**

Analog-to-digital conversion can be accomplished using the JJ/JP-series by allowing the current source to charge up (ramp) an integration capacitor connected to PB0 and use comparator 2 to detect the time when the ramp voltage crosses the unknown voltage being measured as shown in **Figure 1**.




Figure 1. Single Slope A/D Convertor



Application Note Analog-to-Digital Conversion

# Performance Calculations

Fundamental to the single slope A/D conversion technique is the following equation relating time to voltage dependent on the external ramping capacitor and its charging current:

$$t_{CHG} = \frac{C_{EXT} \times V_{x}}{I_{CHG}}$$

where:

t<sub>CHG</sub> = Charge time (seconds)

 $V_X$  = Voltage to reach (volts)

 $C_{EXT}$  = External ramp capacitor ( $\mu F$ )

 $I_{CHG}$  = Charge current ( $\mu$ A)

From this basic equation the time can be translated into a number of counts at a given frequency:

$$t_{FS} = \frac{P \times N_{FS}}{f_{OSC}} = \frac{C_{EXT} \times V_{FS}}{I_{CHG}}$$

where:

t<sub>FS</sub> = Full scale charge time (seconds)

 $N_{FS}$  = Full scale counts (counts)

P = Prescaler (counts out/counts in)

 $f_{OSC}$  = Oscillator frequency (Hz)

 $C_{EXT}$  = External ramp capacitor ( $\mu$ F)



#### **Application Note**

# Step-By-Step A/D Conversion

After selecting the right components, the single slope A/D can be operated as a series of simple software controlled steps:

- 1. Initialize the analog subsystem to the desired configuration.
- Discharge the internal sample capacitor and channel select bus.
- 3. Select a signal source.
- 4. Start charging the ramp capacitor (set CHG bit in ACR)
- 5. Keep track of time while waiting for comparator 2 output to go high.
- 6. Capture time when comparator 2 output goes high.
- 7. Start discharging the ramp capacitor (clear CHG bit in ACR)
- 8. Calculate the charge time.
- 9. Compare the charge time to that for a reference signal.
- 10. When the ramp capacitor is fully discharged, go back to step 3.

#### **Analog Subsystem Registers**

The analog subsystem is structured around several basic components: a pair of voltage comparators and a constant current source which are controlled and monitored by the analog MUX register (AMUX) at \$0003, the analog control register (ACR) at \$001D, and the analog status register (ASR) at \$001E. All the registers relating to the analog subsystem are shown in Figure 2.



Application Note Analog Subsystem Registers

Addr.	Register	R/W	Bit 7	6	5	4	3	2	1	Bit 0
\$0001	Port B Data, PORTB	Read: Write:	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
\$0003	Analog MUX Register, AMUX	Read: Write:	HOLD	DHOLD	INV	VREF	MUX4	MUX3	MUX2	MUX1
\$0005	Port B Data Direction, DDRB	Read: Write:	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0
40044	Port B Pulldown, PDRB	Read:								
\$0011		Write:	PDIB7	PDIB6	PDIB5	PDIB4	PDIB3	PDIB2	PDIB1	PDIB0
\$0012	Timer Control, TCR	Read: Write:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
\$0013	Timer Status, TSR	Read: Write:	ICF	OCF	TOF	0	0	0	0	0
\$0014	Input Capture MSB, ICRH	Read: Write:	BIT15	14	13	12	11	10	9	BIT8
\$0015	Input Capture LSB, ICRL	Read: Write:	BIT7	6	5	4	3	2	1	BIT0
\$0016	Output Compare MSB, OCRH	Read: Write:	BIT15	14	13	12	11	10	9	BIT8



# Pitfalls in Using Single Slope A/D

Single slope A/D conversion has six unwanted faults near the limits of its input voltage range, in the signal noise, and timing with respect to the software. The user should check their application to see if any of these faults are possible. These faults are described briefly here with further detail available from *Applications Using the Analog Subsystem on MC68HC05JJ/JP Series Microcontrollers*, Freescale document order number AN1740/D.

# Infinite Conversion Time

When the unknown input signal is above the common-mode range of comparator 2 the integration ramp on the PB0 pin can never reach the level to trip comparator 2 and set the CPF2 flag.

# Disabled Conversion A/D Fault

The CPF2 flag bit is set by a rising transition on the output of comparator 2. If the output of comparator 2 cannot return to the low state this flag bit cannot get set indefinitely. This occurs if the PB0 pin cannot be discharged below the level on the negative input to comparator 2.

# Extra Conversion A/D Fault

When the PB0 pin has been discharged and the input voltage is near  $V_{SS}$  the presence of noise on either the measured input voltage or the PB0 pin can cause comparator 2 to switch and the CPF2 flag bit will be set even though there is no conversion ramp in progress.

# Early Conversion A/D Fault

When the conversion time is long there exists the possibility for noise on either the input signal or the PB0 ramping voltage to cause comparator 2 to trip the CPF2 flag earlier than would normally have occurred.

# Conversion Overlap A/D Fault

When the conversion time becomes too long in mode 0 or 1 the software is still looping on the conversion and no subsequent events can occur. But in mode 2 or 3 a very long conversion could overlap the next TOF or OCF which is trying to start another conversion. The net result will be

AN1739



Application Note Manual A/D Conversions (Modes 0 and 1)

that an ICF for the first conversion may appear associated with the start of the second conversion. This fault is only associated with mode 2 or 3.

# Conversion Masking A/D Fault

In mode 0 or 1 the software handles all the events in an established subsequence such that simultaneous events do not happen. But in mode 2 or 3 an unwanted conversion fault may make an ICF occur near the same time as the TOF or OCF which is trying to start another conversion. Such an unwanted ICF just before the TOF cannot be discerned from a true ICF that would occur if the input voltage were near  $V_{SS}$ . This fault is only associated with mode 2 or 3.

### Manual A/D Conversions (Modes 0 and 1)

Mode 0 or 1 conversions are completely under the control of the software and therefore are slow compared to hardware timing. All events are therefore predictable and occur in a known sequence.

The main limitation of modes 0 and 1 is that the timing will be slower either due to software timing loops or slower accesses to the 16-bit timer or multifunction timer. Therefore, modes 0 or 1 are usually limited to 8-bit conversions unless extremely long conversion times can be tolerated in the application.



#### **Application Note**

# Timing via Timer Reads

Timing of the conversion can be done by reading the state of the 16-bit timer or the multifunction timer. The software must account for the delays in reading these registers and the asynchronous clocking of these timers with respect to the instruction cycles. These sources of timing "jitter" will degrade the accuracy of the readings.

# Analog Interrupt Timing

The conversion can be timed with a combination of software start of the charging ramp and an analog interrupt which reads the 16-bit timer or multifunction timer. This mode of operation will allow other tasks to be performed while the conversion is in progress, which is especially useful for very long conversions. However, the accuracy of the analog interrupt being able to capture the ending time means that all other interrupts may not be active until after the conversion is complete.

Also, once the analog interrupt is entered, the time that is read must be corrected for the minimum interrupt latency time to get into the analog interrupt service routine and read the timer state. This latency, and therefore the accuracy of the time, will be affected by the variation in cycle times of all instruction types used in the particular application software. Avoiding long cycle time instructions such as JSR, SWI, MUL, and some indexed addressing modes can reduce this variation from 9 to 3 bus cycles.

# **Automated A/D Conversions (Modes 2 and 3)**

Mode 2 and 3 conversions are mostly under the control of the 16-bit timer, but need occasional maintenance to keep flags cleared and transfer input capture times to RAM for use by other routines. Due to the more accurate start and stop timing and high possible bit counts, mode 2 or 3 conversions are best for conversions of more than 8 bits.

Mode 2 or 3 conversions use the timer overflow flag (TOF) or the output compare flag (OCF) and the input capture flag (ICF) of the 16-bit timer to control the charging of the integration capacitor connected to PB0.

AN1739



Application Note Automated A/D Conversions (Modes 2 and 3)

When using these timer flags the designer should be aware of the following behaviors:

- The TOF flag bit is set whenever the 16-bit timer counter overflows from \$FFFF to \$0000 regardless of whether or not the timer overflow interrupt is enabled (TOIE bit set in TCR).
  - a. Once set, the TOF bit must be reset by the proper software sequence of reading the TSR, then the TMRL.
  - b. Since the timer starts with \$FFFC after a reset of the MCU a TOF will occur almost immediately following a reset.
- The OCF flag bit is set whenever the 16-bit timer counter matches
  the count stored into the output compare registers <u>regardless of</u>
  whether or not the timer output compare interrupt is enabled
  (OCIE bit set in TCR).
  - a. Once set, the OCF bit must be reset by the proper software sequence of reading the TSR, then the OCRL.
  - b. Once set, the OCF will lock out any future compares until the OCF flag bit is cleared.
  - An OCF can occur at any time following a reset since the contents of the OCRL and OCRH are unaffected by a reset.
- 3. The ICF flag bit is set whenever an input capture is received by the 16-bit timer <u>regardless of whether or not the timer input capture interrupt is enabled</u> (ICIE bit set in TCR).
  - a. Once set, the ICF bit must be reset by the proper software sequence of reading the TSR, then the ICRL.
  - b. Once set, the ICF will lock out any future input captures until the ICF flag bit is cleared.
  - c. In the control of the analog current source the ICF flag overrides the TOF or OCF flags. If an TOF or OCF is present when the ICF is cleared, the charging of the PB0 pin will begin immediately.
  - d. The ICF can be triggered by a positive or negative going edge depending on the state of the IEDG bit in the TCR.
  - e. The trigger source for the ICF can be either the signal on PB3 or the output of voltage comparator 2 dependent on the state of the ICEN bit in the ACR.



The most important considerations in using the automated modes 2 or 3 is that the TOF, OCF, and ICF flags can get set without any enabling control; and that following a reset they can get set <u>before</u> the software is ready to use them. This means that modes 2 or 3 can operate as either interrupt driven or free-running software. The following examples for mode 2 or 3 A/D conversions take into account these factors.

# Use of Conversion Flags

It is highly recommended that modes 2 and 3 use conversion status flags such as EOC (for end-of-conversion) and CIP (for conversion-Inprogress). These flags allow the timer interrupt service routine to determine if the conversions are executing properly or a fault has occurred. These flags should be contained in an assigned RAM location. Avoid using the CHG bit in the ACR or the CPF2 or CMP2 bits in the ASR for these purposes since they can be set automatically by hardware events that are not under the user's direct software control.

### Value of the Captured Times

The biggest advantage of modes 2 and 3 is that the start time of the conversion is clearly defined by the TOF of OCF timer state and the end of conversion is captured precisely by the ICF. Therefore, the software sequence and cycle times are not critical to the timing accuracy. The only concern should be that the ICF is combined with the correct TOF of OCF that started the conversion ramp. Also the software must access the proper values and clear the flags before the next conversion is to begin. This allows more latitude in defining error checks than is possible with modes 0 or 1 which are sensitive to software cycle timing.

# Correct Mode Initialization

The initialization of either mode 2 or 3 must be done at the proper time since the TOF or OCF flags may become set before the mode can be established. If the TOF is already set and mode 2 is initiated, then the charge ramp will begin immediately without regard for when the TOF actually occurred. Similarly, the OCF could be set before mode 3 is initialized. It is important that the TOF and ICF flags be clear before the mode 2 is established; or that the OCF and ICF flags be clear before the mode 3 is established. The best way to accomplish this is to wait for the first TOF in mode 2 or first OCF in mode 3, then clear all flags and finally set the ATD1 and ATD2 bits as required.

AN1739





Application Note A/D Examples

### A/D Examples

The following A/D conversion examples all use the include files from Appendix B — Software Include File for variables and the subroutines in Appendix C — General Subroutines Used in Examples.

#### A/D #1 — Mode 0

In this A/D example the device is placed in mode 0 and the current source is controlled by software to charge the PB0 pin while keeping a count in software. Results are stored as an 8-bit result in RAM. Code is added to test for any excessively long conversion times in case the input is undefined, out of the common range of the comparator, or at or below the  $V_{SS}$  potential. This A/D conversion example will follow the basic flow chart given in **Figure 3** and the listing given in **Software Listing 1** — **Mode 0** A/D **Conversions**.

The A/D cycle time is about 4.4 ms between maximum length conversions for a 0.1- $\mu$ F capacitor and 2-MHz oscillator. Discharge time is about 0.8 ms. Full scale value of \$FF occurs with an input voltage of about 3.5 volts for a 5-volt supply to  $V_{DD}$ .

At first glance this may look like a lot of code to simply set the CHG bit and count time until the CMP2 bit goes high. But only 29 bytes do the actual A/D conversion subroutine. The conversion loop takes 14 CPU bus cycles which is equal to a prescaler of 28 with respect to the oscillator frequency, f<sub>OSC</sub>. The A/D conversion software also handles the possible faults described earlier. The software example provides for ideal sampling, where it is desirable to have the first test of the comparator output occur at 1/2 of the recurring cycle time or "bit time" of the conversion loop. Thus, the start of the charge ramp occurs on the 4th bus cycle of the BSET instruction and the first read of the comparator output occurs on the 3rd bus cycle of the BRSET instruction. The BRN instruction gives a three cycle delay for a total time from ramp start to first read of 7 bus cycles.



### **Application Note**

The A/D conversion is implemented as a subroutine which can be called as needed by the background routines. This allows the background routine to select the desired channel and use the conversion results as needed.

NOTE:

It should be noted that some assemblers do not support the BRN instruction. In this case, insert a FDB \$2100 which is the opcode for the BRN instruction (\$21) plus a dummy offset (\$00).

In mode 0 careful attention to the timing of read or write cycles should be done when controlling signals to the comparators or reading their output states. The information in *Instruction Cycle Timing of MC68HC05JJ/JP Series Microcontrollers*, Freescale document order number AN1738/D, indicates the time within the instruction where it actually reads or writes data.



Application Note
A/D #1 — Mode 0




Figure 3. A/D #1 Mode 0 Flow Chart

AN1739



# Software Listing 1 — Mode 0 A/D Conversions

	includ	de jp7incl.asm	
	ALIZE DI		***********
BEGIN	org	\$0800	Redundant reset of
	sei		<pre>; stack pointer. ;Redundant set of ; interrupt mask bit, I.</pre>
	jsr	INITO	;Initialize analog subsyste;Set up oscillator
	cli		Enable interrupts, if used
* MAKE * Ready	A/D COM	NVERSIONS BY MON	**************************************
* MAKE * Ready	A/D COM y to mon nel for lda	NVERSIONS BY MON nitor comparator comparator 2. #%10000001	outputs and selected input  ;Select HOLD and MUX1
* MAKE * Ready * chann	A/D COM y to mornel for lda jsr sta	NVERSIONS BY MON nitor comparator comparator 2.	SITORING COMPARATOR 2 OUTPUT outputs and selected input  ;Select HOLD and MUX1 ;Go fetch A/D conversion ; count in accumulator  ;Wait 720 usec for discharg ; delay of 6 msec/uF. Dela
* MAKE * Ready * chann	A/D COM y to mornel for lda jsr sta	NVERSIONS BY MON nitor comparator comparator 2. #%10000001 ATDGO DATA #\$76	ITORING COMPARATOR 2 OUTPUT outputs and selected input  ;Select HOLD and MUX1 ;Go fetch A/D conversion ; count in accumulator ;Wait 720 usec for discharg
* MAKE * Ready * chann	A/D COM y to mornel for lda jsr sta ldx jsr	WVERSIONS BY MON nitor comparator comparator 2. #%10000001 ATDGO DATA #\$76 TDELAY	;Select HOLD and MUX1 ;Go fetch A/D conversion ; count in accumulator ;Wait 720 usec for discharg ; delay of 6 msec/uF. Dela ; not required if backgroun ; software time long enough ;Select HOLD, INV, and MUX1
* MAKE * Ready * chann	A/D COM y to mornel for lda jsr sta ldx jsr	WVERSIONS BY MON nitor comparator comparator 2. #%10000001 ATDGO DATA #\$76 TDELAY	;Select HOLD and MUX1 ;Go fetch A/D conversion ; count in accumulator ;Wait 720 usec for discharg ; delay of 6 msec/uF. Dela ; not required if backgroun ; software time long enough
* MAKE * Ready * chann	A/D COM y to more nel for lda jsr sta ldx jsr	WVERSIONS BY MON nitor comparator comparator 2. #%10000001 ATDGO DATA #\$76 TDELAY #%10100001 ATDGO	;Select HOLD and MUX1 ;Go fetch A/D conversion ; count in accumulator ;Wait 720 usec for discharg ; delay of 6 msec/uF. Dela ; not required if backgroun ; software time long enough ;Select HOLD, INV, and MUX1 ;Go fetch A/D conversion



Application Note Software Listing 1 — Mode 0 A/D Conversions

add rora	DATA	;Add in non-inverted data ;Rotate ACCA right and pull ; in carry to divide by 2
sta	RESULT	;Store averaged result
nop nop		;Insert other uses of the ; data or other background ; processes here
bra	BLOOP	Restart background loop

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

*			
ATDGO	sta	AMUX	Connect channel selections; to AMUX
	bset	CPFR2,ASR	;Set CPFR2 to clear CPF2; flag, if set.
	sei		<pre>;Temporarily hold off ; interrupts</pre>
	clra		<pre>;Clear accumulator count ; to reset conversion count</pre>
	bset	CHG, ACR	;Fire off current source ; ramp. Actual write to CHG ; occurs one cycle before ; next opcode is fetched.
	brn	*	;Add 3 cycle delay, using ; BRN with dummy branch ; to same instruction.
ATDLP	brset	CPF2,ASR,DONE	<pre>;Test state of comp 2 flag ; at 1/2 of the software ; counter's bit time. ; Carry remains clear if ; CPF2 tests as being clear.</pre>
	add	#\$01	;Increment ACCA. Carry is ; cleared unless there is ; a carry from the add ; operation itself
	nop nop		;Add 4 cycle delay, using ; (2) NOP instructions
	bcc	ATDLP	;If accum. count reaches; maximum, then carry will; be set. If carry is clear; then A/D loop count should; continue, else continue on; to process fault, with; carry bit set and ACCA; left equal to \$00.



# **Application Note**

* Enter * high	r FAULT ; which	suggests that the	rge cycle. That Comp 2 output was still e input may be near AVss. The ACCA should remain at \$00.
FAULT	brset	CMP2,ASR,DONE	<pre>;Test static output of ; comparator 2 for high. ; If CMP2 is high, then ; input stuck near Vss so ; exit without changing ACCA.</pre>
CMPLO	coma		;Comparator 2 output was ; actually low; which may ; be input above the common ; mode range. Convert ACCA ; count result to max ; value of \$FF.
* * Compa		? flag set.	
DONE			;Restore interrupt control, ; if used
	bclr	CHG, ACR	;Turn off charge current.
	bset	CPFR2,ASR	;Set CPFR2, clears CPF2 flag.
	rts		<pre>;Exit A/D conversion ; subroutine with conversion ; count in ACCA.</pre>
*	includ	le subroutin.asm	
****	* * * * * * *	*****	*******
* RESE	r and in	TERRUPT VECTORS	
*	org fdb	\$1FFE BEGIN	Reset vector
	end		



Application Note A/D #2 — Mode 1

#### A/D #2 — Mode 1

This A/D example is the same as A/D #1 except that in mode 1 the CHG bit is automatically reset when the comparator output sets the CPF2 flag as shown in the flow chart in **Figure 4** and the listing in **Software Listing 2** — **Mode 1** A/D **Conversions**.

Mode 1 looks identical to the mode 0 example except for the exit method from ATDGO subroutine. But mode 1 has one tricky aspect dealing with the CHG bit. These changes are so minor that the setup subroutine (INIT1) looks very similar to mode 0 (INIT0) with the ACR initialized to \$25 instead of \$05. This sets the ATD1 bit and switches the A/D mode from 0 to 1. The software timing loop is also unchanged. But, the end of the ATDGO subroutine differs from **Software Listing 1** — **Mode 0** A/D **Conversions** with several changes given in the partial listing in **Software Listing 2** — **Mode 1** A/D **Conversions**:

- 1. The clearing of the CHG bit is omitted from the exit of the A/D subroutine in mode 1, since the CHG bit is automatically reset by hardware when the CPF2 bit becomes set.
- However the clearing of the CHG bit should be added to the FAULT routine for mode 1, since the CHG bit will not be automatically reset if the CPF2 bit never gets set. The clearing of the CHG bit must occur before the test of the CMP2 bit using a BRSET.

Therefore, it appears that the mode 1 functionality does not add any significant value over mode 0. Historically mode 1 was the result of using all of the four states of the mode selection bits, ATD1 and ATD2.






Figure 4. A/D #2 Mode 1 Flow Chart

AN1739



Application Note Software Listing 2 — Mode 1 A/D Conversions

# Software Listing 2 — Mode 1 A/D Conversions

* MODE:  * See t  * Mark  ****	l, A/D Cotext des L. Shaw	onversion <b>Partia</b> cription in AN17; , © 1996-2001, ********	**************************************
		ONVERSION SUBROUT	FINE
ATDGO	sta	AMUX	;Connect channel selections ; to AMUX
	bset	CPFR2,ASR	;Set CPFR2 to clear CPF2 ; flag, if set.
	sei		Temporarily hold off; interrupts
	clra		Clear accumulator count; to reset conversion count
	bset	CHG, ACR	;Fire off current source ; ramp. Actual write to CHG ; occurs one cycle before ; next opcode is fetched.
	brn	*	;Add 3 cycle delay, using ; BRN with dummy branch ; to same instruction.
ATDLP	brset	CPF2,ASR,DONE	<pre>;Test state of comp 2 flag ; at 1/2 of the software ; counter's bit time. ; Carry remains clear if ; CPF2 tests as being clear.</pre>
	add	#\$01	;Increment ACCA. Carry is ; cleared unless there is ; a carry from the add ; operation itself
	nop nop		;Add 4 cycle delay, using ; (2) NOP instructions
	bcc	ATDLP	;If accum. count reaches ; maximum, then carry will ; be set. If carry is clear ; then A/D loop count should ; continue, else continue on ; to process fault, with ; carry bit set and ACCA ; left equal to \$00.



### **Application Note**

```
* Reached maximum time for charge cycle.
^{\star} Enter FAULT with assumption that Comp 2 output was still
\mbox{\ensuremath{^{\star}}} high; which suggests that the input may be near AVss.
* In which case the result in the ACCA should remain at $00.
*-----
FAULT bclr CHG, ACR
                              ; Force the discharge of the
                              ; ramp cap since the output
                              ; of the comparator cannot
                              ; trigger an automatic
                              ; discharge.
       brset
              CMP2,ASR,DONE
                             ;Test static output of
                              ; comparator 2 for high.
                              ; If CMP2 is high, then
                              ; input stuck near Vss so
                              ; exit without changing ACCA.
CMPLO
                              ;Comparator 2 output was
       coma
                              ; actually low; which may
                              ; be input above the common
                              ; mode range. Convert ACCA
                              ; count result to max
                              ; value of $FF.
* Comparator 2 flag set.
*_____
                              ; Restore interrupt control,
                              ; if used. Discharge turned
                              ; on automatically in Mode 1
                              ; when comparator 2 output
                              ; went high.
       bset
              CPFR2,ASR
                             ;Set CPFR2, clears CPF2 flag.
                              ;Exit A/D conversion
       rts
                              ; subroutine with conversion
                              ; count in ACCA.
```



Application Note A/D #3 — Interrupt Driven Mode 2

#### A/D #3 — Interrupt Driven Mode 2

In this A/D example, the device is placed in mode 2 and the current source is controlled by the 16-bit timer to charge and discharge the PB0 pin. The TOF flag starts the charge cycle and the discharge is turned on after comparator 2 trips the input capture and causes an ICF flag. The resulting time count for the conversion is stored in the input capture register as an 16-bit number. If the next TOF occurs before the ICF, then the input to the comparator is either at or below  $V_{SS}$ . The software will follow the flow chart for the background routine given in Figure 5, the timer interrupt routine in Figure 6, and the listing in Software Listing 3 — Interrupt Driven Mode 2 A/D Conversions.

There are additional features to prevent low level inputs near  $V_{SS}$  from causing noisy readings. Also included is a maximum time check in case the input should get too close to  $V_{SS}$  or above the common mode range of the comparator.

The A/D cycle time is about 131 ms between TOF conversions for a 0.2  $\mu$ F capacitor and 4 MHz oscillator. Discharge time is about 0.8 ms. Full scale value of \$FFF occurs with an input voltage of about 4.0 volts for a 5 volt supply to  $V_{DD}$ .

The software example also makes use of the software flag bit, CIP, contained in a defined FLGS variable. The software example is commented to show the reader what is being performed in each step.






Figure 5. Background Flow Chart for A/D #3, #4, and #7



Application Note A/D #3 — Interrupt Driven Mode 2




Figure 6. A/D #3 Interrupt Driven Mode 2 Flow Chart

AN1739



# Software Listing 3 — Interrupt Driven Mode 2 A/D Conversions

\*\*\*\*\*\*\*\*\*\*\*\* \* MODE2, A/D Conversions Using Interrupts with TOF & ICF. \* See text description in AN1739 for more details. \* Mark L. Shaw, © 1996-2001, include jp7incl.asm \$0800 org \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* SETUP DEVICE BEGIN rsp ;Redundant reset of ; stack pointer ;Redundant set of sei ; interrupt mask bit, I jsr INIT0 ; Initialize analog subsystem ;Set up oscillator \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* SETUP ANALOG AND 16-BIT TIMER lda #\$10100010 ;Set ICIE, TOIE and IEDG sta TCR ;Enable both ICF and TOF ; interrupts; and set ; detection edge to rising. ; IMPORTANT - IEDG bit must be set if ICF is to be driven by comparator 2. RESET jsr Restore ramp capacitor to ; discharged state and reset ; A/D conversion process. clr TIMMSB ;Clear stored time reading ; to \$0000 clr TIMLSB #%10000001 ;Select HOLD and MUX1 lda ; to initially connect sta AMUX ; PB1 direct to input of ; comparator 2. cli ;Enable all interrupts



Application Note Software Listing 3 — Interrupt Driven Mode 2 A/D Conversions

\* BACKGROUND PROGRAM \* Loop through the background routine and use the Timer  $\mbox{\ensuremath{^{\star}}}$  interrupts to detect, calculate, and control any A/D \* conversions. BLOOP sei ;Temporarily disable ; interrupts so that ; reading of TIMMSB and ; TIMLSB registers will ; not be corrupted by an ; intervening interrupt. lda TIMMSB ;Transfer time data to ; another set of RAM sta ATDMSB lda TIMLSB ; registers. sta ATDLSB cli ;Restore interrupts ;Insert background code nop ; routines here; and then nop ; loop back to start of nop ; background loop. nop bra BLOOP \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* TIMER INTERRUPT ROUTINE \* When the I-bit is cleared, any interrupt can seize \* control. In this software example only the 16-bit Timer \* is defined as an interrupt. This interrupt routine \* captures the time data from the Input Capture Register \* and transfers it to RAM as TIMMSB, TIMLSB. The \* background routine will transfer this time data to \* another working variable in RAM as ATDMSB, ATDLSB. \* Signals near Vss which may cause extra ICFs later in \* the TOF cycle have been reduced by means of the CIP \* flag bit which helps to lock out further ICFs until \* the next TOF is detected. \* Additional feature added to check if TOF is received \* while the CIP flag is still set. This indicates that \* there was no intervening ICF and the comparator 2 inputs \* may be stuck near Vss or above the common mode range. \*\_\_\_\_\_ brset ATD2,ACR,CKICF ; If Mode 2 already established ; check for ICF present, else brset TOF, TSR, GOMD2 ; check for TOF present. RSTMD jsr RESET ;No TOF or Mode 2, therefore bra TEXIT ; ignore and reset analog ; and flags.



# **Application Note**

GOMD2	jsr bra	SETMD2 TEXIT	;First TOF, so go set up ; Mode 2 for first time.
CKICF	brset bra		;If ICF present go check ; for valid CPF2 flag, else ; go check for TOF.
CKCPF2	brset bra	CPF2,ASR,CKTOF RSTMD	;If valid CPF2 flag is ; present then go check ; for TOF, else reset A/D.
CKTOF	brset	TOF, TSR, GOTTOF	;Check if TOF present.
	brset bra	ICF,TSR,ICF1 RSTMD	;Check if ICF present. ;No ICF or TOF, therefore ; reset analog and flags.
ICF1	brset	CIP, FLGS, GETTIM	;Test for CIP flag to see if ; a conversion was still in ; progress. If so, then the ; ICF is valid end of a ; conversion.
		ICRL CLCPF2	;Extra ICF found when no ; conversion in progress, so ; clear ICF and ignore.
; Alway ; TOF a ; will ; cycle	nd ICF a cause an without	ED the TOF before c re both set, clea immediate start regard for actua	al timing of the TOF.
; GOTTOF		TMRL	;Clear TOF
	brset	ICF, TSR, CKICF2	;Check if ICF present.
	brset	CIP, FLGS, STUCK	;Check for CIP flag; showing a conversion; was still in progress.
GOCONV	bset bra	CIP, FLGS TEXIT	;Set CIP to indicate ; that a conversion has ; been started.
CKICF2	brset bra	CPF2,ASR,ICF2	<pre>;Test for CPF2 flag with ; ICF for validity. ;No ICF with CPF2, therefore</pre>



Application Note Software Listing 3 — Interrupt Driven Mode 2 A/D Conversions

ICF2	brset	CIP, FLGS, CLRICF	;Check for CIP flag; showing that conversion; is in progress.
	brset bra	7,ICRH,IGNORE GETTIM	;Check most significant; bit of ICR to see if; captured time was near; TOF time.
CLRICF	lda	ICRL	;ICF captured near next; TOF, so ignore ICF and; check CMP2.
STUCK	brset	CMP2, ASR, STKLOW	;Check output of comparator; 2 to determine input; state.
	lda sta sta	#\$FF TIMMSB TIMLSB	;Comparator 2 output was ; low, therefore input was ; greater than common-mode ; range.
CLRCHG	bclr	CIP,FLGS	;Clear CIP to indicate ; that conversion is over.
	bclr bra	CHG, ACR CLCPF2	<pre>;Clear CHG bit in ACR ; to discharge ramp ; capacitor due to ; infinite conversion. ; (TOF was already cleared ; above at GOTTOF.)</pre>
STKLOW	clr clr bra	TIMMSB TIMLSB CLRCHG	;Comparator 2 output was ; high, therefore input was ; near Vss or lower.
IGNORE	lda bra	ICRL CLRCHG	;Read ICRL to clear ICF. ;GO clear CHG bit in ACR.
GETTIM	lda sta lda sta	ICRH TIMMSB ICRL TIMLSB	;Transfer ICR time to ; measured reading and ; clear ICF when ICRL ; is read.
	bclr	CIP,FLGS	;Clear CIP to indicate ; that conversion is over.
CLCPF2 TEXIT	bset rti	CPFR2,ASR	;Clear CPF2 flag.

include subroutin.asm



#### **Application Note**

* :	* * * * * *	****	*****	**********
*	RESET	AND	INTERRUPT	VECTORS
*.				
		org	\$1FF6	
		fdb	TIMER	;Timer vector
		org	\$1FFE	
		fdb	BEGIN	Reset vector
*.				
		end		

# A/D #4 — Interrupt Driven Mode 2 with OCF

Mode 2 conversions as in A/D #3 can be enhanced to give an earlier detection of a time-out if the OCF in the 16-bit timer is not being used for some other function. This example is the same as A/D #3 except that if an OCF occurs while a conversion is still in progress, then the input to the comparator is either near or below V<sub>SS</sub> or out of the common mode range. The software will follow the background flow chart given in Figure 5, the timer interrupt flow chart given in Figure 7; and the listing in Software Listing 4 — Interrupt Driven Mode 2 A/D Conversions with OCF.

The software example also makes use of the software flag bit, CIP, contained in a defined FLGS variable. The software example is commented to show the reader what is being performed in each step.



Application Note A/D #4 — Interrupt Driven Mode 2 with OCF




Figure 7. A/D #4 Interrupt Driven Mode 2 Flow Chart with OCF

AN1739



#### Software Listing 4 — Interrupt Driven Mode 2 A/D Conversions with OCF

```
************
* MODE2, A/D Conversions Using Interrupts with, TOF, OCF, & ICF.
* See text description in AN1739 for more details.
* Mark L. Shaw, © 1996-2001,
      include jp7incl.asm
******************
* Program Specific Parameter Values
OVRFLW equ
           $C0
                         ;Count for MSB of OCR to
                        ; check conversion overflow.
           $0800
* SETUP DEVICE
BEGIN rsp
                         ;Redundant reset of
                         ; stack pointer
                         ;Redundant set of
      sei
                         ; interrupt mask bit, I
      jsr
           INIT0
                        ;Initialize analog subsystem
                         ;Set up oscillator
*****************
* SETUP ANALOG AND 16-BIT TIMER
      lda
            #%11100010
                        ;Set ICIE, OCIE, TOIE and IEDG
      sta
           TCR
                         ;Enable both ICF and TOF
                         ; interrupts; and set
                         ; detection edge to rising.
;-----
; IMPORTANT - IEDG bit must be set if ICF is to be
         driven by comparator 2.
;-----
      lda
            #OVRFLW
                         ;Update TEMP value with
           TEMP
                        ; new value for OCR
      sta
      jsr
           RESET
                         ;Restore ramp capacitor to
                         ; discharged state and reset
                         ; A/D conversion process.
      clr
                        ;Clear stored time reading
            TIMMSB
      clr
            TIMLSB
                         ; to $0000
```



**Application Note** 

Software Listing 4 — Interrupt Driven Mode 2 A/D Conversions with OCF

```
lda
               #%10000001
                             ;Select HOLD and MUX1
       sta
                              ; to initially connect
              AMUX
                              ; PB1 direct to input of
                              ; comparator 2.
       cli
                              ; Enable all interrupts
***************
* BACKGROUND PROGRAM
* Loop through the background routine and use the Timer
* interrupts to detect, calculate, and control any A/D
* conversions.
BLOOP sei
                              ;Temporarily disable
                              ; interrupts so that
                              ; reading of TIMMSB and
                              ; TIMLSB registers will
                              ; not be corrupted by an
                              ; intervening interrupt.
       lda
              TIMMSB
                             ;Transfer time data to
                             ; another set of RAM
       sta
              ATDMSB
       lda
              TIMLSB
                              ; registers.
              ATDLSB
       sta
       cli
                              ;Restore interrupts
                              ; Insert background code
       nop
                              ; routines here; and then
       nop
       nop
                              ; loop back to start of
       nop
                              ; background loop.
       bra
              BLOOP
*****************
* TIMER INTERRUPT ROUTINE
* When the I-bit is cleared, any interrupt can seize
* control. In this software example only the 16-bit Timer
* is defined as an interrupt. This interrupt routine
* captures the time data from the Input Capture Register
* and transfers it to RAM as TIMMSB, TIMLSB. The
* background routine will transfer this time data to
* another working variable in RAM as ATDMSB, ATDLSB.
^{\star} Signals near Vss which may cause extra ICFs later in
* the TOF cycle have been reduced by means of the CIP
* flag bit which helps to lock out further ICFs until
* the next TOF is detected.
* Additional feature added to check if OCF is received
* while the CIP flag is still set. This indicates that
* there was no intervening ICF and the comparator 2 inputs
* may be stuck near Vss or above the common mode range.
*_____
```



# **Application Note**

TIMER	brset	ATD2,ACR,CKICF	;Check if Mode 2 has already ; been established.
	brset	TOF,TSR,GOMD2	;Check if TOF present.
RSTMD	lda sta jsr bra	#OVRFLW TEMP RESET TEXIT	;Update TEMP value with ; new value for OCR ;No TOF or Mode 2, therefore ; ignore and reset analog ; and flags.
GOMD2	jsr bra	SETMD2 TEXIT	;First TOF, so go set up ; Mode 2 for first time.
CKICF	brset bra	ICF,TSR,CKCPF2 CKTOF	;If ICF present go check ; for valid CPF2 flag, else ; go check for TOF.
CKCPF2	brset bra		;If valid CPF2 flag go check ; for TOF, else reset A/D.
CKTOF	brset	TOF,TSR,GOTTOF	;Check if TOF present.
	brset	OCF, TSR, GOTOCF	;Check if OCF present.
	brset bra	ICF,TSR,ICF1 RSTMD	;Check for ICF present.;No interrupt flags so; reset A/D.
ICF1	brset	CIP,FLGS,GETTIM	;Test for CIP flag to see if ; a conversion was still in ; progress. If so, then the ; ICF is valid end of a ; conversion.
CLRICF		ICRL CLCPF2	;Extra ICF found when no ; conversion in progress, so ; clear ICF and ignore.
; Alway ; TOF a ; will ; cycle	and ICF a cause an without	the TOF before care both set, clear immediate start regard for actual	al timing of the TOF.
; GOTTOF			;Clear TOF
	brset	OCF,TSR,RSTMD	;If OCF also present reset ; A/D, else go check for ; CIP flag.
	brset	CIP,FLGS,RSTMD	;If CIP also present reset ; A/D, else go check for ; an ICF.



Application Note

Software Listing 4 — Interrupt Driven Mode 2 A/D Conversions with OCF

	brset	ICF,TSR,ICF2	;Check if ICF present.
	bset bra	TEXIT	;Set CIP flag to indicate ; conversion in progress.
	NCOUNTER		
•	lda		;Clear OCF
	brset	ICF,TSR,ICF1	;If ICF present go check ; to see if conversion in ; progress.
	brset bra		;Check for CIP flag ; showing a conversion ; was still in progress.
ICF2	brset bra	7,ICRH,CLRICF GETTIM	;Check most significant; bit of ICR to see if; captured time was near; TOF time.
STUCK	brset	CMP2,ASR,STKLOW	;Check output of comparator; 2 to determine input; state.
	lda sta sta	#\$FF TIMMSB TIMLSB	;Comparator 2 output was ; low, therefore input was ; greater than common-mode ; range.
CLRCHG	bclr	CIP,FLGS	;Clear CIP to indicate ; that conversion is over.
	bclr bra	CHG,ACR CLCPF2	<pre>;Clear CHG bit in ACR ; to discharge ramp ; capacitor due to ; infinite conversion. ; (TOF was already cleared ; above at GOTTOF.)</pre>
STKLOW	clr clr bra	TIMMSB TIMLSB CLRCHG	;Comparator 2 output was ; high, therefore input was ; near Vss or lower.
GETTIM	lda sta lda sta	ICRH TIMMSB ICRL TIMLSB	;Transfer ICR time to ; measured reading and ; clear ICF when ICRL ; is read.
	bclr	CIP,FLGS	Clear CIP to indicate; that conversion is over.



#### **Application Note**

TEXIT	rti	CPFR2,ASR	;Clear CPF2 flag.
		subroutin.asm	
*****	* * * * * * * *	******	******
* RESET	AND INT	ERRUPT VECTORS	
*			
	org	\$1FF6	
	fdb	TIMER	;Timer vector
	org	\$1FFE	
	fdb	BEGIN	;Reset vector
*			
	end		

# A/D #5 — Non-Interrupt Driven Mode 2

In this A/D example the device is placed in mode 2 with similar performance to A/D #3, except that this example does not rely on enabling the timer interrupts and requires additional checks to make sure that the TOF and ICF are in the proper sequence. The software will follow the flow chart given in Figure 8 and the listing in Software Listing 5 — Non-Interrupt Driven Mode 2 A/D Conversions.

The software example does not make use of the software flag bit, CIP. The software example is commented to show the reader what is being performed in each step.



Application Note A/D #5 — Non-Interrupt Driven Mode 2




Figure 8. A/D #5 Non-Interrupt Driven Mode 2 Flow Chart



# Software Listing 5 — Non-Interrupt Driven Mode 2 A/D Conversions

**************************************			
	equ		;Limit for time MSB
	_		*********
*BEGIN			;Redundant reset of ; stack pointer
	sei		<pre>;Redundant set of ; interrupt mask bit, I</pre>
	jsr	INITO	;Initialize analog subsystem ;Set up oscillator
* SETU	P ANALOG	G AND 16-BIT TIM	
*	lda sta		;Set IEDG for detection ; of rising edge to ICF.
; IMPOI	RTANT -	IEDG bit must be driven by compa:	
,		RESET	Restore ramp capacitor to discharged state and reset; A/D conversion process.
	clr clr	ATDMSB ATDLSB	Clear stored time reading; to \$0000
	lda sta	#%10000001 AMUX	;Select HOLD and MUX1 ; to initially connect ; PB1 direct to input of ; comparator 2.



Application Note

Software Listing 5 — Non-Interrupt Driven Mode 2 A/D Conversions

BLOOP	brset bra	TOF,TSR,CHKMD LOOP	;If TOF found go check for ; Mode 2, else skip checks
CHKMD	brset jsr bra	ATD2,ACR,CKICF SETMD2 LOOP	;If Mode 2 already established; check for ICF present, else; set up Mode 2.
CKICF	brset	ICF,TSR,GOTICF	;If ICF present go get ; conversion data, else ; go check for overrun.
CHKTM	lda cmp bhs bra	ACRH #LIMIT MAXTM LOOP	;Fetch MSB of timer count. ;Check against max limit. ;If over limit go check ; comparator state, else ; continue with background.
GOTICF	lda cmp bhs sta lda sta bra	ICRH #LIMIT SETMAX ATDMSB ICRL ATDLSB RSTATD	;Check MSB of ICF data; against limit.; If higher or same set the; A/D result to \$FFFF, else; transfer ICR contents to; to A/D result.
MAXTM	brset	CMP2, ASR, SETLO	;If CMP2 set then comparator ; input stuck low, else it ; is stuck high.
SETMAX	lda sta sta bra	#\$FF ATDMSB ATDLSB RSTATD	;Default A/D result to the ; maximum value of \$FFFF.
SETLO	lda sta sta	#\$00 ATDMSB ATDLSB	;Default A/D result to the ; minimum value of \$0000.
RSTATD	lda	TSR	Read the TSR to arm flags; for clearing.
;; ; IMPOR :	TANT - 2	=	before clearing ICF.
,	lda lda bset	TMRL ICRL CPFR2,ASR	Clear TOF flag, if any. Clear ICF flag, if any. Clear CPF2 flag, if any.



## **Application Note**

	bclr	CHG, ACR	Force discharge of PBO; for case where time; was over limit.
CALC	lda sta lda sta	TIMMSB ATDLSB	;Transfer A/D result to the ; other background routines.
LOOP	nop nop nop nop nop		
*			;Repeat background loop.
*****		<pre>subroutin.asm ************************************</pre>	*****
* RESET		ERRUPT VECTORS	
*	org fdb		Reset vector
	end		

## A/D #6 — Non-Interrupt Driven Mode 2 with OCF

The mode 2 conversions in A/D #5 can be enhanced to give an earlier detection of a time-out if the OCF in the 16-bit timer is not being used for some other function. This A/D example is the same as A/D #5 except that this example does not rely on enabling the timer interrupts and requires additional checks to make sure that the TOF, OCF, and ICF are in the proper sequence. The software will follow the flow chart given in Figure 9 and the listing in Software Listing 6 — Non-Interrupt Driven Mode 2 A/D Conversions with OCF.

The software example does not make use of the software flag bit, CIP. The software example is commented to show the reader what is being performed in each step.



Application Note A/D #6 — Non-Interrupt Driven Mode 2 with OCF




Figure 9. A/D #6 Non-Interrupt Driven Mode 2 Flow Chart with OCF



# Software Listing 6 — Non-Interrupt Driven Mode 2 A/D Conversions with OCF

*****	*****	******	*******
* MODE	2, A/D (	Conversions Usin	g TOF, OCF & ICF without Interrupts
* See	text des	scription in AN1	739 for more details.
* Mark	L. Shav	w, © 1996-2001,	
*****	*****	******	********
	includ	de jp7incl.asm	
*****	*****	******	*******
* Pro	gram Spe	ecific Parameter	Values
LIMIT	equ	\$10	; Limit for time using OCF MSB
	ora	\$0800	
*****	_	·	*******
	P DEVICE	<u> </u>	
BEGIN	rsp		Redundant reset of
			; stack pointer
	sei		Redundant set of
			; interrupt mask bit, I
	jsr	INITO	;Initialize analog subsystem
	-		;Set up oscillator
			_
*****	*****	******	*******
*		G AND 16-BIT TIM	er
		ще. оо оо оо оо	
			;Set IEDG for detection
	sta	TCR	; of rising edge to ICF.
•			
; IMPO	RTANT -	IEDG bit must b	e set if ICF is to be
;		driven by compa	rator 2.
;			
	lda	#LIMIT	;Update TEMP value with
	sta	TEMP	; new value for OCR
	jsr	RESET	Restore ramp capacitor to
	JOI	KUDUI	; discharged state and reset
			_
			; A/D conversion process.
	clr	ATDMSB	;Clear stored time reading
	clr	ATDLSB	; to \$0000
	lda	#%10000001	;Select HOLD and MUX1
	lda sta	#%10000001 AMUX	;Select HOLD and MUX1 ; to initially connect
			; to initially connect



**Application Note** 

Software Listing 6 — Non-Interrupt Driven Mode 2 A/D Conversions with OCF

- \* BACKGROUND PROGRAM
- \* Loop through the background routine and use the Timer

* conve	rsions.		lculate, and control any A/D
*BLOOP	brset brset bra	OCF, TSR, CKTOF	;If OCF found go check for ;If TOF found go check for ; Mode 2, else skip checks.
CKTOF	brset lda bra	OCRL	;If TOF also present then ; OCF is valid overrun of time, ; else reset OCF.
CHKMD	brset jsr bra	ATD2,ACR,CKICF SETMD2 LOOP	;If Mode 2 already established ; check for ICF present, else ; set up Mode 2.
CKICF	brset	ICF,TSR,GOTICF	;If ICF present go get ; conversion data, else ; go check for overrun.
	brset bra	OCF,TSR,MAXTM	;Check for OCF to see if ; over time limit, else ; continue with loop.
GOTICF	brset	OCF,TSR,SETMAX	;If OCF found then max out ; the A/D result
	lda sta lda sta bra	ICRH ATDMSB ICRL ATDLSB RSTATD	;Transfer ICF data to the ; A/D result registers.
MAXTM	brset	CMP2,ASR,SETLO	;If CMP2 set then comparator ; input stuck low, else it ; is stuck high.
SETMAX	lda sta sta bra	#\$FF ATDMSB ATDLSB RSTATD	;Default A/D result to the ; maximum value of \$FFFF.
SETLO	lda sta sta	#\$00 ATDMSB ATDLSB	;Default A/D result to the ; minimum value of \$0000.
RSTATD	lda	TSR	;Read the TSR to arm flags

; for clearing.



# **Application Note**

; IMPOR ; clear	TANT - A	lways clear TOF	and OCF before		
,	lda lda lda bset	TMRL OCRL ICRL	<pre>;Clear TOF flag, if any. ;Clear OCF flag, if any. ;Clear ICF flag, if any. ;Clear CPF2 flag, if any.</pre>		
CALC	lda sta lda sta	TIMMSB ATDLSB	;Transfer A/D result to the		
LOOP	nop nop nop nop nop		;Other background routines.		
*			;Repeat background loop.		
	include	subroutin.asm			
* RESET	**************************************				
	org fdb	\$1FFE BEGIN			
	end	<b>_</b>			



Application Note A/D #7 — Interrupt Driven Mode 3

### A/D #7 — Interrupt Driven Mode 3

In this A/D example the device is placed in mode 3 and the current source is controlled by the 16-bit timer to charge and discharge the PB0 pin. The OCF flag starts the charge cycle and the discharge is turned on after comparator 2 trips the input capture and causes an ICF flag. The resulting time count for the conversion is stored in the input capture register as an 16-bit number. If the next OCF occurs before the ICF, then the input to the comparator is either at or below  $V_{\rm SS}$ .

There are additional features to prevent low level inputs near  $V_{SS}$  from causing noisy readings. Also included is a maximum time check in case the input should get too close to  $V_{SS}$  or above the common mode range of the comparator.

The A/D cycle time is about 16 ms between OCF conversions for a 0.2  $\mu$ F capacitor and 4 MHz oscillator. Discharge time is about 0.8 ms. Full scale value of \$FFF occurs with an input voltage of about 4.0 volts for a 5 volt supply to  $V_{DD}$ . The software will follow the background flow chart given in **Figure 5**, the timer interrupt flow chart given in **Figure 10**, and the listing in **Software Listing 7** — **Interrupt Driven Mode 3** A/D **Conversions**.

The software example also makes use of the software flag bit, CIP, contained in a defined FLGS variable. The software example is commented to show the reader what is being performed in each step.






Figure 10. A/D #7 Interrupt Driven Mode 3 Flow Chart

AN1739



Application Note Software Listing 7 — Interrupt Driven Mode 3 A/D Conversions

## Software Listing 7 — Interrupt Driven Mode 3 A/D Conversions

\*\*\*\*\*\*\*\*\*\*\*\*\* \* MODE3, Mode 3 A/D Conversions Using Interrupts with OCF & ICF. \* See text description in AN1739 for more details. \* Mark L. Shaw, © 1996-2001, include jp7incl.asm \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* Program Specific Parameter Values ;Step for MSB of OCR equ \$20 DSTEP equ \$40 MAXMSB equ \$1F ;Double step for MSB of OCR ;Set limit for MSB of time \$0800 org \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* SETUP DEVICE ;Redundant reset of BEGIN rsp ; stack pointer ;Redundant set of sei ; interrupt mask bit, I jsr INITO ;Initialize analog subsystem ;Set up oscillator \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* SETUP ANALOG AND 16-BIT TIMER lda #%11000010 ;Set ICIE, OCIE and IEDG sta TCR ;Enable both ICF and OCF ; interrupts; and set ; detection edge to rising. ;-----; IMPORTANT - IEDG bit must be set if ICF is to be driven by comparator 2. lda OCRH ;Fetch current OCR MSB #DSTEP add ;Update to twice normal sta TEMP ; step ;Restore ramp capacitor to jsr RESET ; discharged state and reset ; A/D conversion process. clr TIMMSB ;Clear stored time reading clr TIMLSB ; to \$0000



## **Application Note**

```
lda
               #%10000001
                              ;Select HOLD and MUX1
       sta
                               ; to initially connect
                               ; PB1 direct to input of
                               ; comparator 2.
       cli
                               ; Enable all interrupts
***************
* BACKGROUND PROGRAM
* Loop through the background routine and use the Timer
* interrupts to detect, calculate, and control any A/D
BLOOP sei
                               ;Temporarily disable
                               ; interrupts so that
                               ; reading of TIMMSB and
                               ; TIMLSB registers will
                               ; not be corrupted by an
                               ; intervening interrupt.
       lda
                              ;Transfer time data to
               TIMMSB
                               ; another set of RAM
       sta
               ATDMSB
       lda
               TIMLSB
                               ; registers.
               ATDLSB
       sta
       cli
                               ;Restore interrupts
                               ;Insert background code
       nop
                               ; routines here; and then
       nop
       nop
                               ; loop back to start of
       nop
                               ; background loop.
       bra
               BLOOP
*****************
* TIMER INTERRUPT ROUTINE
* When the I-bit is cleared, any interrupt can seize
* control. In this software example only the 16-bit Timer
* is defined as an interrupt. This interrupt routine
* captures the time data from the Input Capture Register
* and transfers it to RAM as TIMMSB, TIMLSB. The
* background routine will transfer this time data to
* another working variable in RAM as ATDMSB, ATDLSB.
* The next OCF needs to be calculated each time an OCF
{}^{\star} is detected. The time measurement is the ICR data
* minus the "start" time for the OCF that started the
* conversion cycle.
* Signals near Vss which may cause extra ICFs later in
* the OCF cycle have been reduced by means of the CIP
* flag bit which helps to lock out further ICFs until
* the next OCF is detected.
```

AN1739



**Application Note** Software Listing 7 — Interrupt Driven Mode 3 A/D Conversions

\* Additional feature added to check if TOF is received

\* while the CIP flag is still set. This indicates that

	lda	ACR	;Fetch contents of ACR ;Mask off ATD1 and ATD2 bits
			<pre>;Check if Mode 3 has already ; been established.</pre>
	brset	OCF, TSR, GOMD3	;Check if OCF present.
RSTMD		OCRH	;Fetch current OCR MSB
	add	#DSTEP	;Update to twice normal
	sta	TEMP	; step
	jsr jmp	RESET TEXIT	;No OCF or Mode 3, therefore ; ignore and reset analog ; and flags.
GOMD3	lda	OCRH	;Fetch current OCR MSB
	add	#DSTEP	;Update to twice normal
	sta		; step
	jsr bra	SETMD3 TEXIT	;First OCF, so go set up ; Mode 3 for first time.
CKICF			;If ICF set go check for
	bra	CKOCF	<pre>; valid CPF2, else go ; check for an OCF.</pre>
CKCPF2	brset bra	CPF2,ASR,CKOCF RSTMD	;If valid CPF2 go check ; for OCF, else reset A/D.
CKOCF	brset	OCF,TSR,GOTOCF	;Check if OCF present.
	brset bra	ICF,TSR,ICF1 RSTMD	;Check if ICF present. ;No ICF or TOF, therefore ; reset analog and flags.
ICF1	brset	CIP, FLGS, GETTIM	;Test for CIP flag to see if ; a conversion was still in ; progress. If so, then the ; ICF is valid end of a ; conversion.
	lda	ICRL	Extra ICF found when no



# **Application Note**

GOTOCF	lda sta add sta clr	OCRH STMMSB #STEP OCRH OCRL STMLSB	<pre>;Fetch MSB of OCR. ;Update MSB of start time. ;Add MSB of step. ;Update MSB of OCR. ;Clear LSB of OCR and clear ; OCF, if any. ;Update LSB of start time.</pre>
	brset	ICF, TSR, ICF2	;Check if ICF present.
	brset	CIP, FLGS, STUCK	<pre>;Check for CIP flag ; showing a conversion ; was still in progress.</pre>
GOCONV	bset bra	CIP,FLGS TEXIT	;Set CIP to indicate ; that a conversion has ; been started.
ICF2	brset	CIP, FLGS, CLRICF	<pre>;Check for CIP flag ; showing that conversion ; is in progress.</pre>
	ldx lda clc	ICRH ICRL	<pre>;Fetch MSB of ICR. ;Fetch LSB of ICR, and clear ; any ICF present. ;Clear any borrow pending.</pre>
	sub txa	STMLSB	<pre>;Subtract LSB of start time. ;Move MSB of ICR to accumulator. ; Borrow not affected by this ; operation.</pre>
	sbc	STMMSB	;Subtract MSB of start time; and any borrow from MSB of; captured ICR.
	bcs bra	IGNORE GETTIM	; result of calculated time.
CLRICF	lda	ICRL	;ICF captured near next; OCF, so ignore ICF and; check CMP2.
STUCK	brset	CMP2,ASR,STKLOW	<pre>;Check output of comparator ; 2 to determine input ; state.</pre>
	lda sta sta	#\$FF TIMMSB TIMLSB	<pre>;Comparator 2 output was ; low, therefore input was ; greater than common-mode ; range.</pre>
CLRCHG	bclr	CIP,FLGS	<pre>;Clear CIP to indicate ; that conversion is over.</pre>



Application Note Software Listing 7 — Interrupt Driven Mode 3 A/D Conversions

		CHG, ACR CLCPF2	<pre>;Clear CHG bit in ACR ; to discharge ramp ; capacitor due to ; infinite conversion. ; (OCF was already cleared ; above at GOTOCF.)</pre>
STKLOW		TIMMSB TIMLSB CLRCHG	Comparator 2 output was; high, therefore input was; near Vss or lower.
IGNORE		ICRL CLRCHG	;Read ICRL to clear ICF. ;GO clear CHG bit in ACR.
; Check ; to ne ; disch	to see xt OCF s arge in	if conversion tinuch that the ramptime.	me getting too close p capacitor cannot
· ·	ldx lda	ICRH	;Fetch MSB of ICR. ;Fetch LSB of ICR, and clear ; any ICF present. ;Clear any borrow pending.
		STMLSB TIMLSB	;Subtract LSB of start time. ;Save LSB of calculated time. ;Move MSB of ICR to accumulator. ; Borrow not affected by this ; operation.
	sbc	STMMSB	;Subtract MSB of start time; and any borrow from MSB of; captured ICR.
	sta	TIMMSB	;Save MSB of calculated time.
	lda cmp blo jmp	TIMMSB #MAXMSB CLRCIP RSTMD	<pre>;Fetch MSB of time. ;Check against limit. ;If MSB less than limit ; then OK, else reset A/D.</pre>
CLRCIP	bclr	CIP,FLGS	;Clear CIP to indicate ; that conversion is over.
TEXIT	rti		;Clear CPF2 flag.
		subroutin.asm	
	AND INT	**************************************	********
	org fdb org	TIMER \$1FFE	;Timer vector
*	fdb 	BEGIN	Reset vector
	end		

AN1739



## A/D #8 — Non-Interrupt Driven Mode 3

In this A/D example the device is placed in mode 3 similar to A/D #7 except that this example does not rely on enabling the timer interrupts and requires additional checks to make sure that the OCF and ICF are in the proper sequence. The software will follow the flow chart given in Figure 11 and the listing in Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions.

The software example does not make use of the software flag bit, CIP. The software example is commented to show the reader what is being performed in each step.



Application Note A/D #8 — Non-Interrupt Driven Mode 3




Figure 11. A/D #8 Non-Interrupt Driven Mode 3 Flow Chart



# Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions

*****	L. Shav	scription in AN1 w, © 1996-2001,	g OCF & ICF without Interrupts. 739 for more details.
	includ	de jp7incl.asm	
*****	*****	******	*******
* Prog	ram Spe	ecific Parameter 	Values
STPLSB LMTMSB	equ equ	\$00 ;LSE \$18 ;MSE	3 of time step for next OCF 3 of time step for next OCF 3 of time limit from last OCF
LMTLSB	equ	\$00 ;LSE	3 of time limit from last OCF
	org	·	
* * * * * * * * * * * * * * * * * * *			**********
*			
BEGIN	rsp		Redundant reset of; stack pointer;
	sei		Redundant set of
			; interrupt mask bit, I
	jsr	INITO	;Initialize analog subsystem;Set up oscillator
*****	****	*****	*******
* SETUP	ANALOG	G AND 16-BIT TIM	ER
*			
	lda	#%0000010	;Set LEDG for detection
			;Set IEDG for detection ; of rising edge to ICF.
•	sta	TCR	; of rising edge to ICF.
•	sta  TANT -	TCR	; of rising edge to ICF.
•	sta  TANT -  lda	TCR  IEDG bit must b driven by compa	; of rising edge to ICF.  e set if ICF is to be rator 2.  ;Fetch MSB of current time
•	sta  TANT - lda add	TCR  IEDG bit must b driven by compa  TMRH #STPMSB	; of rising edge to ICF.  ee set if ICF is to be erator 2.
•	sta  TANT -  lda	TCR  IEDG bit must b driven by compa	; of rising edge to ICF.  e set if ICF is to be rator 2.  :Fetch MSB of current time ;Calculate next OCR time  ;Restore ramp capacitor to ; discharged state and reset
•	sta  TANT -  Ida add sta	TCR  IEDG bit must b driven by compa  TMRH #STPMSB TEMP	; of rising edge to ICF.  e set if ICF is to be rator 2.  :Fetch MSB of current time ;Calculate next OCR time  ;Restore ramp capacitor to
•	sta  TANT -  Ida add sta	TCR  IEDG bit must b driven by compa  TMRH #STPMSB TEMP	; of rising edge to ICF.  e set if ICF is to be rator 2.  :Fetch MSB of current time ;Calculate next OCR time  ;Restore ramp capacitor to ; discharged state and reset
•	sta  TANT - lda add sta jsr	TCR  IEDG bit must b driven by compa  TMRH #STPMSB TEMP RESET	; of rising edge to ICF.  e set if ICF is to be rator 2.  ;Fetch MSB of current time ;Calculate next OCR time  ;Restore ramp capacitor to ; discharged state and reset ; A/D conversion process.
•	sta  TANT -  lda add sta jsr  clr	TCR  IEDG bit must b driven by compa  TMRH #STPMSB TEMP RESET	; of rising edge to ICF.  e set if ICF is to be rator 2.  ;Fetch MSB of current time ;Calculate next OCR time  ;Restore ramp capacitor to ; discharged state and reset ; A/D conversion process.  ;Clear stored time reading



**Application Note** 

Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions

*	* BACKGROUND PROGRAM					
*	Loop through the background routine and use the Timer					
4	intermed floor to detect only and sentual and A/D					

BLOOP	brset bra		;If OCF found go check for ; Mode 3, else skip checks.
CHKMD	brset	ATD2,ACR,CKICF	;If Mode 3 already established ; ignore state of ATD1 bit
	lda	TMRH	;Fetch MSB of current time
	add	#STPMSB	;Calculate next OCR time
	sta	TEMP	
	jsr	SETMD3	; check for ICF present, else
	bra	LOOP	; set up Mode 3.
CKICF	brset	ICF,TSR,GOTICF	;If ICF present go get
			; conversion data, else
			; go check for overrun.
CKTIM	clc		;Clear any borrow pending.
	ldx	ACRH	;Fetch MSB of ACR.
	lda	ACRL	Fetch LSB of ACR
	sub	STMLSB	;Subtract LSB of start time.
	sta	DIFLSB	
	txa		;Move MSB of time to accumulato: Borrow not affected by this ; operation.
	sbc	STMMSB	;Subtract MSB of start time
	sta	DIFMSB	; and any borrow from MSB of ; present time.
	bcs	LOOP	;If carry set the time was ; before the OCF and ignore.
	jsr	CHKLMT	;Check if time over limit.
	bcs	MAXTM	;If over time limit go test
	bra	LOOP	<pre>; for reason, else continue ; with loop.</pre>
GOTICF	clc		;Clear any borrow pending.
	ldx	ICRH	;Fetch MSB of ICR.
	lda	ICRL	;Fetch LSB of ICR, and clear ; any ICF present.
	sub	STMLSB	;Subtract LSB of start time.
	sta	DIFLSB	;Save LSB of calculated time.
	txa		;Move MSB of ICR to accumulator ; Borrow not affected by this ; operation.



	sbc	STMMSB	;Subtract MSB of start time ; and any borrow from MSB of ; captured ICR.
	sta	DIFMSB	;Save MSB of calculated time.
	bcs	IGNORE	; If borrow set then ICF occurred ; before the OCF. Ignore ICF and ; OCF cycle.
	jsr bcs	CHKLMT MAXTM	;Check if time over limit. ;If over time limit go set ; result to max value, else ; go clear flags.
	lda sta lda sta bra	DIFMSB ATDMSB DIFLSB ATDLSB RSTATD	;Transfer valid time difference ; to A/D result registers
IGNORE	bset bra	CPFR2,ASR LOOP	;Clear CPF2 flag.
MAXTM	brset	CMP2,ASR,SETLO	;If CMP2 set then comparator ; input stuck low, else it ; is stuck high.
SETMAX	lda sta sta bra	#\$FF ATDMSB ATDLSB RSTATD	;Default A/D result to the ; maximum value of \$FFFF.
SETLO	lda sta sta	#\$00 ATDMSB ATDLSB	;Default A/D result to the ; minimum value of \$0000.
RSTATD	lda add	STMLSB #STPLSB	;Fetch LSB of start time. ;Add LSB of time step.
	sta tax	STMLSB	;Save as new start time. ;Save LSB in index register.
		STMMSB #STPMSB STMMSB	;Fetch MSB of start time. ;Add MSB of time step plus ; any carry.
	sta	OCRH	;Update OCRH, hold compare
; IMPOR ; clear	TANT - A	always clear TOF	



Application Note Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions

	lda	TSR	<pre>;Read the TSR to arm flags ; for clearing.</pre>			
	stx	OCRL	;Update OCRL, release ; compare, and clear the ; OCF, if any.			
		TMRL ICRL CPFR2,ASR CHG,ACR	;Clear TOF flag, if any. ;Clear ICF flag, if any. ;Clear CPF2 flag, if any. ;Force discharge of PBO.			
XFER	lda sta lda sta	ATDMSB TIMMSB ATDLSB TIMLSB	;Transfer A/D result to the ; current time result ; registers for background.			
LOOP	nop nop nop nop nop		;Other background routines.			
		BLOOP	Repeat background loop.			
^		subroutin.asm				
			*********			
		SUBROUTINES *******	*******			
	-	Time Limit Subro				
	* This routine calculates the time limit minus the					
			calculation.If the			
		the limit.				
*						
CHKLMT	CIC		Clear any borrow pending.			
	lda	LMTLSB	;Fetch LSB of time limit.			
	sub	DIFLSB	;Subtract LSB of difference.			
	lda	LMTMSB	;Fetch MSB of time limit.			
	sbc	DIFMSB	;Subtract MSB of difference.			
****	rts	****	;Return with borrow set for ; time over limit or borrow ; clear for time OK.			
* RESET AND INTERRUPT VECTORS						
*						
	org	\$1FFE	.P. and			
*	fdb	REGIN	Reset vector			



## Appendix A — General A/D Design Checks

There are a number of design considerations in using channel selection, sample and hold, and other A/D related topics. The design checks which should be observed when using the JJ/JP series MCUs for single slope A/D conversion are given briefly in **Table A-1**. Further information can be found in *Applications Using the Analog Subsystem on MC68HC05JJ/JP Series Microcontrollers*, Freescale document order number AN1740/D.

Table A-1. A/D Conversion Design Checks

Function	Design Check	
A/D	Be sure to calculate the common mode range over the range of voltage levels expected for $V_{DD}$ ; and always keep one input to the voltage comparators within the common mode range.	
A/D	It is important that the INV and VOFF bits are not changed during the time that a voltage is being held on the sample capacitor.	
A/D	When calculating the minimum and maximum values for $C_{EXT}$ , $V_{FS}$ , $I_{CHG}$ , and $f_{OSC}$ be sure to include any effects caused by expected changes in supply voltage and temperature.	
Channel Multiplexers	The simple channel multiplexers do not include any automatic break-before-make or make- before-break control of multiple simultaneous changes. Therefore, the user must control the multiplexers in the proper sequence to avoid shorting two channels together during the transition.	
Comparators	Before sampling the comparator outputs or clearing the CPF1 or CPF2 flags be sure to allow sufficient delay after the comparators are powered up. Otherwise, the outputs may be undefined or the flags may not be cleared.	
Comparators	The CPF2 flag bit may get set incorrectly when changing channels to an input source voltage which is near V <sub>SS</sub> . A/D conversion software should account for this case and clear out any unwanted CPF2 flags before starting another conversion.	
Comparator	When operating with one comparator input near $V_{SS}$ it is recommended that the input always be tested with the INV bit both set and clear. If the results are different, then the inputs are both within $V_{IO}$ of $V_{SS}$ .	
Comparator	Changes to the INV, CP1EN, CP2EN, and ICEN bits can cause the comparator static flags to get set. Always clear the CPF1 and CPF2 static flag bits after changing any configuration of the comparators.	
Discharge Device	Discharging large capacitors or low impedance loads into the PB0 pin can cause high current spikes which may disrupt the internal analog $V_{\mbox{\footnotesize SS}}$ and cause unwanted analog noise.	

AN1739



**Application Note** Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions

Table A-1. A/D Conversion Design Checks (Continued)

Function	Design Check
EPROM	The window on erasable EPROM devices must be covered with an opaque material such as black electrical tape. Common white paper labels are not opaque enough to prevent light from affecting bias currents, trip points, and leakage in the analog subsystem.
Input Divider	The divided input is only compensated for one channel multiplexer at a time. If multiple channel multiplexers are on simultaneously, then the divider ratio will increase slightly.
Interrupts	Avoid using BOTH the input capture and the analog interrupt at the same time for the comparator trip detection. The ICF always wins priority and the analog interrupt will essentially be ignored.
Pulldowns	Be sure to turn off the pulldown on the PB0 pin when used for A/D conversions. Leaving this pulldown on can lead to a nonlinear charge waveform and unexpected measurement results.
Pulldowns	The most common cause of unwanted input current or low input impedance is a failure to turn off the input pulldown devices.
Sample & Hold	The sample capacitor can typically hold its charge for several minutes at room temperature, but due to inherent leakage currents this degrades quickly as the temperature is raised.
Sample & Hold	Experience has shown that the least sensitivity to noise sources is created when the channel select bus is connected to the internal $V_{DD}$ after the HOLD of DHOLD multiplexer has been turned off.
Sample & Hold	In cases where severe system noise affects input signal measurements it is recommended that the sample and hold method not be used.
Sample & Hold	When trying to maintain the sample voltage avoid discharging capacitors or other high current loads through the MCU's V <sub>SS</sub> pin or power supply return wiring.
Sample & Hold	When using the sample and hold capacitor, always turn off the HOLD and DHOLD bits on a separate write to the AMUX register before making any changes to the other channel multiplexers.
16-Bit Timer	Always clear the TOF and OCF before clearing the ICF. Otherwise, clearing the ICF will immediately enable any existing TOF or OCF to control charging of the PB0 pin without regard for their proper timing points.
16-Bit Timer	Avoid clearing the CPF2 comparator static flag too quickly after clearing the ICF as this enables the timer to capture a new time should the comparator output then rise again later.
16-Bit Timer	Avoid changing the state of the INV bit after clearing the ICF as this will cause a switching pulse to set the CPF2 bit and trigger an unwanted ICF.
16-Bit Timer	Changes to the ICEN, ICIE, or IEDG bits can cause the ICF flag bit to become set. Always clear the ICF flag following any change in the state of the ICEN, ICIE, and IEDG bits.



## Appendix B — Software Include File

The following include file defines the common variables and assignments for all the software examples in this application note:

```
*************
* AN1739 Register and Bit Assignments Include File
* Mark L. Shaw, © 1996-2001,
* Register Assignments
                   ;Analog Mux register
;Port B data direction register
;Interrupt status/control register
;Port B pull-down register
             $03
AMUX
       equ
            $05
$0D
DDRB
      equ
ISCR
      equ
            $11
PDRB
     equ
TCR
     equ $12
                       ;Timer control register
TSR
      equ
             $13
                       ;Timer status register
ICRH equ
             $14
                       ;Input capture register high
             $15
                      ;Input capture register low
ICRL equ
                   ;Output compare register high
;Output compare register low
;Timer counter register high
;Timer counter register low
OCRH
             $16
       equ
OCRL
             $17
       eau
             $18
TMRH
       equ
             $19
TMRL
       equ
              $1A
                       ;Timer counter alternate register high
ACRH
       equ
            $1B
                       ;Timer counter alternate register low
ACRT.
       equ
                      ;Analog subsystem control register
            $1D
ACR
       equ
ASR
             $1E
                       ;Analog subsystem status register
       eau
***************
* Bit Assignments
* Timer Status Register (TSR)
       equ 7
ICF
                       ;Input capture flag
                       ;Output compare flag
OCF
              6
       equ
             5
                       ;Timer overflow flag
TOF
       equ
* Analog Subsystem Control Register (ACR)
CHG
       equ 7 ;Ext ramping cap charge control
ATD2
               6
                       ;A/D mode select 2
       equ
* Analog Subsystem Status Register (ASR)
       equ 7 ;Compare flag 2
CPFR2
       equ
                       Compare flag reset 2
CMP2
               1
                       ;Comparator 2 output
       eau
* Other Parameter Values
       equ 7 ;Conversion In Progress flag
CIP
              0
FLT
       equ
                        ;Fault flag
```



Application Note Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions



## **Appendix C — General Subroutines Used in Examples**

The following subroutines are used in the software examples.

```
$1E00
*****************
* AN1739 A/D Conversion Subroutines
* Mark L. Shaw, © 1996-2001,
* INITO, Initialize Analog Subsystem to Mode 0 or Mode 1
* Discharge sample cap and prepare analog.
             #%00000101
                             ;Set Mode 0
INITO lda
       sta
              ACR
                             ; Turn on comparator 2 and
                              ; current source with the
                              ; discharge device on.
              SETMUX
              #%00100101
                            ;Set Mode 1
INIT1
       lda
                             ; Turn on comparator 2 and
       sta
              ACR
                              ; current source with the
                              ; discharge device on.
SETMUX lda
              #%10000000
                             ;Select HOLD and AVSS
       sta
              AMUX
                              ; Connect channel bus and
                              ; sample cap to AVss to
                              ; discharge any leftover
                              ; charge.
*****************
* SETOSC, Set Up Oscillator
* The oscillator changeover delay allows time to discharge
* external capacitor in case a reset was too short for
* fully charged capacitor. The initial time delay is based
* on the LPO frequency of 500 kHz.
SETOSC lda #%01100000
                             ;Select OM2 and OM1 and
       sta ISCR
                              ; write to ISCR.
                              ;This turns on both the
                              ; LPO and EPO.
       ldx
              #$51
                             ;Wait for EPO to stabilize.
              TDELAY
                             ; 2.0 msec at fosc = 500 \text{ kHz}.
       jsr
       lda
              #%00100000
                             ;Select OM1 only and
                              ; write to ISCR.
       sta
              ISCR
                              ;This switches the clock
                              ; source to the EPO.
       lda
               #$FF
                             ;Inhibit port B pulldowns
       sta
              PDRB
                              ; by writing $FF to PDRB.
```



Application Note Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions

```
clr
                             ;Set up port B as inputs
              DDRB
                             ; by clearing the DDRB.
              #%00110000
                             ;CPFR2 and CPFR1
       lda
       sta
              ASR
                             ;Clear any comparator
                             ; flags, if set
       rts
* RESET, Restore Mode 2 or 3 Subroutine
* This routine restores the initial conditions of the analog
* subsystem and insures that the ramp capacitor on PBO is
* fully discharged following any reset event. Also includes
* initialization routine for establishing Mode 2 or 3 for the
* first conversion cycle at entry points SETMD2 or SETMD3.
* Value to update OCR with must be in TEMP before call.
RESET
       lda
              #%0000001
                             ;Set to Mode 0, reset CHG
       bra
              SETMD
                             ; bit and set ISEN to enable
                             ; the discharge device
                             ; connected to PBO to fully
                             ; discharge the external
                             ; ramp capacitor.
SETMD2 lda
              #%01010101
                             ;Set to Mode 2, reset CHG
       bra
              SETMD
                             ; bit and enable analog
                             ; by setting ICEN, CP2EN,
                             ; and ISEN. Set ATD2 and
                             ; clear ATD1.
SETMD3 lda
              #%01110101
                             ;Set to Mode 3, reset CHG
                             ; bit and enable analog
                             ; by setting ICEN, CP2EN,
                             ; and ISEN. Set ATD1 and
                             ; ATD2.
SETMD
              ACR
       sta
                             ;Wait 5 microsec (at 2 MHz
       nop
                             ; bus clock) for comparators
       nop
       nop
                             ; to stabilize before clearing
       nop
                             ; any flags.
       nop
       lda
              TSR
                             ; Read the TSR to arm flags
                             ; for clearing.
;-----
; IMPORTANT - Always clear OCF before clearing ICF.
;-----
       lda
              TMRL
                             ;Clear TOF flag, if any.
              TEMP
                             ;Fetch MSB for OCR.
       lda
       sta
              STMMSB
                             ;Update MSB of start time.
       sta
              OCRH
                             ;Update OCRH and lock out
                             ; compare until OCRL is
```

; written.



## **Application Note**

```
clr
        STMLSB
                         ;Clear LSB of start time.
clr
        OCRL
                         ;Clear OCRL and clear OCF,
                         ; if any.
                         ;Clear ICF flag, if any.
lda
        ICRL
                         ;Clear CIP flag, if used.
clr
        FLGS
        CPFR2, ASR
                         ;Clear CPF2 flag, if any.
bset
rts
```

\*\*\*\*\*\*\*\*\*\*\*\*\*\*

```
* TDELAY, General Purpose Time Delay Subroutine.
* Preload and decrement X-register to 0. A complete
* setup of X-register, subroutine call and return with a
* count of (1) in X-register uses 20 bus cycles. Each
* additional count stored to the X-register causes an
* additional 6 cycle delay. This is equivalent to:
        ( 3 * N + 7) usec at 4 \text{ MHz fosc } (2 \text{ MHz bus})
        ( 6 * N + 14) usec at
                                    2 MHz fosc (1 MHz bus)
        (12 * N + 28) usec at 1 MHz fosc (500 \text{ kHz bus})
        (24 * N + 56) usec at 500 kHz fosc (250 kHz bus)
        (120 * N + 280) usec at 100 kHz fosc ( 50 kHz bus)
\mbox{\ensuremath{^{\star}}} where (N) equals the count stored to the X-register
* before entry.
* NOTE: Entering with the X-register set to $00 causes
* the longest delay of 1550 bus cycles.
TDELAY decx
```

¡Loop until X is zero again

;Return from subroutine

bne TDELAY

rts



Application Note Software Listing 8 — Non-Interrupt Driven Mode 3 A/D Conversions

## Appendix D — References

Applications Using the Analog Subsystem on MC68HC05JJ/JP Series Microcontrollers, Freescale Application Note AN1740, 1998.

Instruction Cycle Timing of MC68HC05JJ/JP Series Microcontrollers, Freescale Application Note AN1738, 1998.

Reducing A/D Errors in Microcontroller Applications, Freescale Application Note AN1058, 1990.

CMOS Analog Circuit Design, Phillip E. Allen & Douglas R. Holberg, Oxford University Press, New York, 1987, ISBN 0-19-510720-9.

Guinta, Steve, "Capacitance and Capacitors", *Analog Dialogue 30-2*, Analog Devices, Inc. 1996.

Kester, Walter, "A Grounding Philosophy for Mixed-Signal Systems", *Electronic Design*, Analog Applications Issue, June 23, 1997.



## **Application Note**

### How to Reach Us:

### Home Page:

www.freescale.com

### E-mail:

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

