AN14603 S32K1xx Clock Robustness Design Guide Rev. 1.0 – 25 March 2025

Application note

Document information

Information	Content
Keywords	S32K1, Clock, Robustness
	S32K1 clock setup is a necessary step in almost all applications. Clock monitor is the key point in S32K1xx clock robustness design. For S32K11x, user needs to enable the SOSC clock monitor function with reset action and for S32K14x, user needs to enable the SOSC and PLL clock monitor functions with reset action. These will enhance the robustness of the S32K1xx clock.



S32K1xx Clock Robustness Design Guide

1 Introduction

The S32K1xx series is NXP's 32-bit general purpose MCU family for automotive and industrial applications. This device supports four clock oscillators and, in S32K14x, one system phase locked loop (SPLL) for a total of up to five clock sources. There are also multiple input pins through which external clock signals can be driven into the MCU. Of the four oscillators, there is a system oscillator (SOSC), a 48 MHz fast internal RC oscillator (FIRC), a 2-8 MHz slow internal RC oscillator (SIRC), and a 128 kHz low-power oscillator (LPO). The SOSC can source from either a signal driven into the EXTAL pin or a crystal oscillator connected to the XTAL and EXTAL pins (henceforth referred to as "XTAL"). EXTAL can support up to 50 MHz, while there are two ranges that are allowed for the XTAL depending on configuration: 4-8 MHz or 8-40 MHz; FIRC can be trimmed to 48 MHz; SIRC can be either 2 MHz or 8 MHz. In addition, the SPLL on S32K14x devices supports frequencies from 90 MHz to 160 MHz.

2 Clock robustness design

Clock setup is a necessary step in almost all applications. Clock monitor is the key point in S32K1xx clock robustness design. It is imperative to adhere to the following guidelines to safeguard the device operation against loss of clock scenarios if the system clock source malfunctions because of any reason.

- System clock source SOSC/SPLL requirement: Ensure that the following sequence is followed while switching system clock to SOSC/SPLL:
 - System clock source (SOSC/SPLL) is enabled.
 - Clock monitors (SOSCCSR[SOSCCME] and SPLLCSR[SPLLCME]) and their corresponding reset event monitors (SOSCCSR[SOSCCMRE] and SPLLCSR[SPLLCMRE]) are enabled for SOSC/SPLL.
 - SOSC/SPLL is selected as system clock source.
- SOSC/SPLL clock monitor disable sequence requirement: Ensure that the following sequence is followed for disabling clock monitors while switching system clock source from SOSC/SPLL:
 - System clock source is switched from SOSC/SPLL.
 - Clock monitors (SOSCCSR[SOSCCME] and SPLLCSR[SPLLCME]) and their corresponding reset event monitors (SOSCCSR[SOSCCMRE] and SPLLCSR[SPLLCMRE]) are disabled for SOSC/SPLL.

Note: The MCU internal monitor may still detect interference even no abnormality could be monitored by oscilloscope. For S32K11x, user needs to enable the SOSC clock monitor function with reset action and for S32K14x, user needs to enable the SOSC and PLL clock monitor functions with reset action. These will enhance the robustness of the S32K1xx clock.

3 References

- S32K1XXRM, S32K1xx Series Reference Manual
- <u>S32K1xx Clock Calculator Guide</u>

This boiler plate is not ready for publication until the steps found in the Freescale Trademark Attribution Worksheet have been completed. You can access it here: <u>http://compass.freescale.net/go/ 215485375</u>

Also, note that the Arm attribution must be updated from "ARMnnn" to reflect the correct product name.

4 Revision history

Table 1. Revision history

Document ID	Release date	Description
AN14603 v.1.0	25 March 2025	Initial release

AN14603

S32K1xx Clock Robustness Design Guide

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace$ B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. **NXP** — wordmark and logo are trademarks of NXP B.V.

AN14603

S32K1xx Clock Robustness Design Guide

Tables

Tab. 1. Revision history2

S32K1xx Clock Robustness Design Guide

Contents

Introduction	2
Clock robustness design	2
References	
Revision history	2
Legal information	
	Clock robustness design References Revision history

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2025 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com

Document feedback Date of release: 25 March 2025 Document identifier: AN14603