AN14520 General MCU PWM DAC Application Rev. 1.1 – 22 April 2025

Application note

Document information

Information	Content
Keywords	AN14520, Pulse Width Modulation (PWM), Digital-to-Analog Converter (DAC), FRDM-KE17Z board, PWM DAC performance test, FlexTimer module (FTM)
Abstract	This application note introduces a cost-effective way to set DAC using the PWM output, based on a low-pass filter. It includes theoretical analysis and performance test to generate a sample PWM waveform.



1 Introduction

This application note introduces how to set the low-cost Digital-to-Analog Converter (DAC) using the PWM output. The main application is household electrical and industry appliances, which need a low cost and accurate DAC without a high-bandwidth requirement. This application note includes two main parts:

- The principle of PWM DAC
- The features and method to use the FlexTimer module (FTM) from Kinetis E Series of MCUs and CTimer from MCX Series of MCUs to implement the DAC function.

2 Implementation principle of PWM DAC


This article uses frequency domain analysis to perform Fourier transform on periodic rectangular pulse signals (as shown in <u>Figure 1</u>):

$$f(t) = \frac{A\tau}{T} \sum_{-\infty}^{\infty} \frac{\sin(n\omega\tau/2)}{n\omega\tau/2} \cos(n\omega t)$$
(1)


Among them, ω is the fundamental frequency. The amplitude of the nth harmonic of the signal is:

$$A_n = \frac{2A\tau}{T} \left| \frac{\sin(n\pi\tau/2)}{n\pi\tau/2} \right| \tag{2}$$

From this equation, the DC component of its voltage is obtained $\frac{A\tau}{T}$, where *A* is the amplitude of the original rectangular pulse (as shown in Figure 1) $\frac{\tau}{T}$. Therefore, the DC component of the voltage is only related to the duty cycle. If using a filter to filter out harmonic components, we can obtain a DC output voltage that is linearly related to the duty cycle. The goal of changing the output voltage by changing the duty cycle is achieved.



2.1 Influence and selection of various parameters in RC low-pass filter in the design of PWM DAC




The PWM wave is a periodic signal; therefore its frequency spectrum is discrete (as shown in Figure 2). The frequency domain interval between the DC component and the first harmonic is $\frac{2\pi}{T}$ and the cut-off frequency of the RC filter is $\omega = \frac{1}{RC}$.

To ensure the complete filtering of the first harmonic, the *f* frequency of the PWM wave is taken $\omega \le \frac{1}{10} \cdot \frac{2\pi}{T}$ as in engineering.


Because the transfer function of the RC filter is $\alpha = \frac{1}{RC} |H(jw)| = \frac{\alpha}{jw+\alpha}$, its frequency domain amplitude characteristic is monotonically decreasing. It can be observed that the faster the amplitude decreases when *RC* is larger, the lower is the cutoff frequency, and the better is the harmonic filtering. However, the response speed of the system to reach stability slows down, and the output lag increases. So, the assumption that a bigger *RC* is better, does not hold true in every case. If the design requires a delay of milliseconds, the subsequent amplification circuit must choose devices with good switching characteristics to reduce the distortion of the PWM output waveform.

Assuming that the frequency of the PWM wave is 40 kHz, R = 4.7 K, and C = 100 nF. Then, the output of simulation results for the PWM DAC is as shown in <u>Figure 3</u>, and the time for the output voltage to rise and stabilize is about 2.86 ms.



Let us consider the τ influence of PWM wave pulse width assuming that the frequency of the PWM wave remains constant and the frequency domain interval between the first harmonic and the DC component is still

 $\frac{2\pi}{T}$. It is also assumed that the spectral envelope horizontally stretches or compresses with the change of pulse width. Under these assumptions, the frequency domain interval between each harmonic remains unchanged. So, *RC* does not affect the selection of filter parameters.



According to the DC component of <u>Equation 1</u>, the DAC voltage output can only vary between 0 V and 3.3 V. In this condition, the accuracy is difficult to guarantee as the load current and ambient temperature change. Due to the low precision of the changing parts of the circuit, there is no need to use high-resolution PWM output. In addition, the load capacity of the DAC output in <u>Figure 4</u> is relatively poor and is only suitable for connecting with subsequent circuits with high input impedance. Therefore, in situations where high precision and load capacity are required, it is necessary to add a conditioning amplifier circuit to the circuit in <u>Figure 4</u>.

2.2 Design of parameters

To replace the original DAC chip, the DAC parameters of the original DAC chip were checked. A 10-bit DAC chip with a resolution of 1/1024 is selected for the design. Based on this result, a PWM wave period count value more than 1024 must be selected, if the counter counting clock is predetermined to be 72 MHz (as in KE17z device). Therefore, the carrier frequency of PWM is 40 kHz.

To achieve a good ripple suppression effect, according to the formula $\frac{1}{RC} \le \frac{1}{100} \cdot 2\pi f$, where f = 40 KHz:

$$RC \ge \frac{1}{8\pi} \times 10^{-2} \approx 4 \times 10^{-4}$$

According to the parameter selection method, the parameters for the RC filtering circuit are selected as R = 4.7 K and C = $0.1 \,\mu$ F:

$$RC = 4.7 \times 10^{-4} > 4 \times 10^{-4}$$

<u>Figure 5</u> shows the recommended circuit for PWM DAC using CTimer. For Kinetis series MCUs that have a high number of driver pins, buffer gate chips may not be a mandatory requirement if these pins are used.





Figure 5. PWM DAC recommended circuit

2.3 PWM DAC using CTimer

Each CTimer has up to four capture and four match registers with corresponding inputs and outputs. Configure the CTimer to the PWM mode and use it as the PWM output. In this use case, four match registers can be used in this application. After configuring as PWM Mode, one channel is occupied to the server as the Period register. Each CTimer can generate three PWM outputs.




For each timer, you can select a maximum of three single-edge controlled PWM outputs on the MATn [2:0] outputs. One additional match register (see **Match (MR0 - MR3)**) determines the PWM cycle length. When a match occurs in any of the other match registers, the PWM output is set to **high**. The match register resets the timer that you can configure to set the PWM cycle length. When the timer is reset to zero, all currently high match outputs configured as PWM outputs are cleared.

2.4 PWM DAC using FTM

The FlexTimer module (FTM) is a two-to-eight channel timer that supports input capture, output compare, and the generation of PWM signals. It is used in electric motor control and power management applications. The FTM time reference is a 16-bit counter that can be used as an unsigned or a signed counter.

The PWM synchronization provides an opportunity to update the MOD, HCR, CNTIN, CnV, OUTMASK, INVCTRL, and SWOCTRL registers with their buffered value and force the FTM counter to use the CNTIN register value and the hardware trigger to synchronize. In this use case, we use a hardware trigger to synchronize CnV to modify the duty cycle of PWM for reducing CPU overhead. The external trigger is caused by the event which is generated when the FTM counter matches the CnV register. And the signal can be routed



to any of the three hardware trigger inputs of FTM by TRGMUX module. Then, it controls the output voltage of PWM DAC.

3 Performance test

Now, we use the FRDM-KE17Z board to test the performance of PWM DAC, using the PTB12 pin to generate the PWM waveform.




Table 1. PWM waveform

Reference Voltage (mV)	Output Voltage (mV)	Error (ΔU mV)
0	0.9	0.9
2	2.7	0.7
5	4.5	-0.5
10	10.1	0.1
20	19.2	-0.8
50	50.4	0.4
100	99.9	-0.1
200	200.7	0.7
500	499.7	-0.3
1000	1000.3	0.3
1200	1200.2	0.2
1500	1498.8	-1.2
2000	1999.2	-0.8
2200	2198	-2
2500	2496	-4
3000	2996	-4
3200	3194	-6
3250	3244	-6
3290	3285	-5

Reference Voltage (mV)	Output Voltage (mV)	Error (ΔU mV)
3295	3290	-5
3300	3298	-2

Table 1. PWM waveform...continued

As shown in <u>Table 1</u>, we can see:

- 1. The linearity of the output voltage of the PWM DAC is good.
- 2. The resolution reaches 2 mV, which can meet the needs.
- 3. VDD is high-precision. In this test, the VDD is 3298 mV.

Note: If the VDD is inaccuracy, we can sample the VDD voltage to compensate duty cycle of PWM output to achieve high-precision DAC or do Linear Calibration for output.

3.1 Output waveforms and time response




Figure 9. Output test results of PWM DAC

AN14520

General MCU PWM DAC Application




Figure 10. Time domain amplified test results of PWM DAC output

<u>Figure 9</u> and <u>Figure 10</u> show the same output waveform. <u>Figure 10</u> shows the time-domain amplified output test results. As shown in <u>Figure 10</u>, the DAC output reaches stability in approximately 2.8 ms, which meets the performance requirements.

4 Conclusion

This article proposes a low cost way to design a DAC by demodulating the DAC modulation signal in PWM through a low-pass filter. The article provides a theoretical analysis of the PWM waveform composition. It provides analysis for the principle of PWM DAC and the selection of RC parameters. The test result is nearly the same with simulation. The proposed circuit is highly suitable for the application.

5 Revision history

Table 2 summarizes the revisions to this document.

Table 2. Revision history				
Document ID	Release date	Description		
AN14520 v.1.1	22 April 2025	Removed incorrect link		
AN14520 v.1.0	16 December 2024	Initial public release		

AN14520

General MCU PWM DAC Application

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace$ B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Kinetis — is a trademark of NXP B.V.

AN14520

General MCU PWM DAC Application

 $\ensuremath{\mathsf{MATLAB}}\xspace -$ is a registered trademark of The MathWorks, Inc.

Contents

1	Introduction	2
2	Implementation principle of PWM DAC .	2
2.1	Influence and selection of various	
	parameters in RC low-pass filter in the	
	design of PWM DAC	2
2.2	Design of parameters	4
2.3	PWM DAC using CTimer	5
2.4	PWM DAC using FTM	
3	Performance test	7
3.1	Output waveforms and time response	8
4	Conclusion	9
5	Revision history	9
	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2025 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com

Document feedback Date of release: 22 April 2025 Document identifier: AN14520