

# AN13299

## S32G2 Power Estimations

Rev. 0 — July, 2021

Application Note

by: NXP Semiconductors

### 1 Introduction

This application note supports Power Estimation on S32G2. It describes the basic components and lists steps to configure and estimate the power consumption on different voltage rails of the S32G2.

This document is provided to enable embedded system designers to gain insights and design energy-efficient automotive gateway applications. It will help the developer to estimate and design an optimal power supply scheme for their application use case.

The document leverages power consumption data from the device datasheet and additional real measurements or design estimates depending on the availability. These estimates are provided “as is” and are not guaranteed within a specified precision. Power consumption depends on electrical parameters, silicon process variations, environmental conditions, and use cases running on the processor during operation. Actual power consumption should be verified in the real and complete system. The user must always cross verify the latest numbers from the device data sheet.

### 2 Common terms used

Static consumption – this is the minimum consumption when the device is powered. It is always present irrespective of any activity.

Dynamic consumption – this depends on the usage of S32G2 in the application and is on top of the static consumption

HDG – This refers to S32G2 Hardware Design Guideline document

IO – Input output pads of the S32G2 silicon, refer to IOMUX sheet in the S32G2 Reference Manual

### 3 Attachments with the document

S32G2\_PowerEstimator\_v2.0 – the sheet provides estimation of loads on various power rails of the PMIC. The details on its usage are covered in [S32G2-VR5510 power budgeting](#).

S32G2\_IOpower\_estimator – helps in configuring the IO activity and in estimating the dynamic current for the different IO-supply rails. The details on its usage are covered in [S32G2 IO power estimation](#).

### 4 S32G2 power tree

The S32G2 device has multiple supply pins for the cores, I/O, fuses and analog supplies. All such pins must be connected to the proper supply voltage for proper operation. NXP recommends to use the VR5510 PMIC for S32G2 power requirements. The HDG provides further details on power connection recommendations.

An example power tree using S32G2 and VR5510 is shown below.

### Contents

1	Introduction.....	1
2	Common terms used.....	1
3	Attachments with the document.....	1
4	S32G2 power tree.....	1
5	S32G2-VR5510 power budgeting... 2	2
6	S32G2 IO power estimation.....	3
7	Additional considerations.....	4
8	References.....	6






Figure 1. Power tree

When designing an application, the power requirements of the application need to be derived to ensure the functional as well as thermal feasibility of the application. The below sections are provided to help the system designer to work out an optimal power topology for their application.

## 5 S32G2-VR5510 power budgeting

The VR5510 PMIC is capable of meeting the S32G2 power requirements. The different power rails between the two devices are capable of handling different amount of currents and hence need to be optimally used.

The S32G2\_PowerEstimator\_v2.0 (see attached) supports quick sanity check of power distributions of the S32G2 based applications and provides an idea of the loads on various PMIC (VR5510) power rails. Below are the further details on S32G2\_PowerEstimator\_v2.0 excel sheet usage.

The 'S32G2 Silicon Power' sheet in S32G2\_PowerEstimator is populated with inputs from the device datasheet and is used as a reference in the 'S32G2 Power budget example' sheet. Since this sheet contains static values from the datasheet, it is not intended to be modified and hence is configured as a protected sheet. This sheet groups the S32G2 supply pins as per their applicable voltage level. This sheet only uses maximum values since these are the ones that need to be taken into account when designing a system.

The 'S32G2 Power budget example' sheet is user configurable and can be used to estimate load on various power rails of the PMIC. The sheet groups power supplies as per the VR5510 output rails because the constraint on available power comes from the PMIC side. Application designers need to configure the 'Conditions' column from the available drop down menu wherever applicable. The 'Power Max' column accordingly gets updated with the corresponding data referenced from the S32G2 Silicon Power sheet.




Figure 2. S32G2 power budget example

The 'S32G2 Power Budget example' sheet can also be observed to see if some of the power rails of the PMIC can be used for supplying power to components other than the S32G2. This sheet already shows examples of adding LPDDR4, QSPI flash and USB phy on the PMIC power rails. Additional external component's power consumption can be accommodated through the 'Additional components' rows. The designer must sum up the consumption of external components and provide this as an input in the relevant row. Each of the 'total' rows should be reviewed to confirm that the power limits of the PMIC voltage rail outputs are not breached.

Low power mode requirements must also be kept in mind when using this sheet to design the power tree of the system. Refer to S32G2HDG for further details.

In case a user is not using the VR5510 with the S32G2, they can still use this sheet to estimate the load and predict any overload condition. The limits on each of the power rails should be kept as per the power solution used.

## 6 S32G2 IO power estimation

The S32G2\_IOPower\_Calculator (see attached) can be used to estimate dynamic IO current for the different IO rails. This can then be added to the static power specifications as provided in the device datasheet to estimate total power on any of the IO rails.

The 'Overview' sheet provides a summary of the different specified or calculated current parameters and also specifies the IO power estimator use case.

The '1.8 V', '3.3 V', '3.3 VSTB' sheets detail all the IOs available in their respective voltage domains. The green fields in these sheets are modifiable and require the user to fill in the inputs as per the activity expected on these IOs. Enabling an IO turns the row blue in the sheet. The dynamic consumption estimate of an IO is calculated based on the activity filled in a row. The total current consumption and total power consumption of all IOs in a VDDx domain is calculated and populated at the bottom right of the sheet.

Port	Function	Module	Description	Direction	Pad Type	I/O Power Segment	I/O voltage [V]	Enabled	Frequency [MHz]	Activity	SRE	Cloud_total [pF]	CeffIO [pF]	Dynamic [mA]
PF_03	GPIO[83]	SIUL_CC	General Purpose I/O 83	I/O	18GPIO	VDD_IO_CLKOUT	1.8				0	15.5		
	CLKOUT0	Misc	Clock Output 1	O			1.8				0	15.5		
PF_04	GPIO[84]	SIUL_CC	General Purpose I/O 84	I/O	18GPIO	VDD_IO_CLKOUT	1.8				0	15.5		
	CLKOUT1	Misc	Clock Output 2	O			1.8				0	15.5		
PF_05	GPIO[85]	SIUL_CC	General Purpose I/O 85	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[0]	QuadSPI	QuadSPI A Data 0	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_06	GPIO[86]	SIUL_CC	General Purpose I/O 86	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[1]	QuadSPI	QuadSPI A Data 1	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_07	GPIO[87]	SIUL_CC	General Purpose I/O 87	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[2]	QuadSPI	QuadSPI A Data 2	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_08	GPIO[88]	SIUL_CC	General Purpose I/O 88	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[3]	QuadSPI	QuadSPI A Data 3	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_09	GPIO[89]	SIUL_CC	General Purpose I/O 89	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[4]	QuadSPI	QuadSPI A Data 4	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_10	GPIO[90]	SIUL_CC	General Purpose I/O 90	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[5]	QuadSPI	QuadSPI A Data 5	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_11	GPIO[91]	SIUL_CC	General Purpose I/O 91	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[6]	QuadSPI	QuadSPI A Data 6	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_12	GPIO[92]	SIUL_CC	General Purpose I/O 92	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DATA_A_O[7]	QuadSPI	QuadSPI A Data 7	O			1.8	Y	200	25%	0	15.5	13.6	2.6
PF_13	GPIO[93]	SIUL_CC	General Purpose I/O 93	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
	QSPI_DQS_A_O	QuadSPI	Quad SPI A Data Strobe	O			1.8				0	15.5		
PF_14	GPIO[94]	SIUL_CC	General Purpose I/O 94	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
PG_00	GPIO[96]	SIUL_CC	General Purpose I/O 96	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
PG_00	QSPI_CLK_A	QuadSPI	QuadSPI Serial Clock Flash A +	O			1.8	Y	200	100%	0	15.5	13.6	10.5
PG_01	GPIO[97]	SIUL_CC	General Purpose I/O 97	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		
PG_01	QSPI_CLK_B	QuadSPI	QuadSPI Serial Clock Flash A -	O			1.8				0	15.5		
PG_02	GPIO[98]	SIUL_CC	General Purpose I/O 98	I/O	18GPIO	VDD_IO_QSPI	1.8				0	15.5		

Figure 3. IO power estimator fixed voltage snapshot

Additionally some of the IOs can be configured for both 1.8V and 3.3V operations. These are grouped in 'dual(VDD\_IO\_SDHC)', 'dual(VDD\_IO\_GMAC0)', 'dual(VDD\_IO\_GMAC1)' and 'dual (VDD\_IO\_USB)' sheets. These sheets also need to be used in a similar way to the fixed voltage sheets, however these sheets need an additional input in the form of the operational voltage which needs to be filled at the bottom left of the sheet. The total power consumption is accordingly calculated in the sheet.

Port	Function	Module	Description	Direction	Pad Type	I/O Power Segment	I/O voltage [V]	Enabled	Frequency [MHz]	Activity	SRE	Cloud_total [pF]	CeffIO [pF]	Dynamic [mA]
24	PE_05	GMAC0_TXD_O[1]	GMAC_0	MII/RMII/RGMII Transmit Data 1	O		3.3	Y	125	25%	5	33.5	33.5	5.1
25	PE_05	PFE_MAC1_TXD_O[1]	PFE_MAC1	MII/RMII/RGMII Transmit Data 1	O		3.3				4	15.5		
26	PE_05	DSPI1_PCS4	DSPI_1	SPI Chip Select 4	O		3.3				4	15.5		
27	PE_06	GPIO[70]	SIUL_CC	General Purpose I/O 70	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
28	PE_06	GMAC0_RXD_O[2]	GMAC_0	MII/RGMII Transmit Data 2	O		3.3	Y	125	25%	5	33.5	33.9	5.1
29	PE_06	PFE_MAC1_RXD_O[2]	PFE_MAC1	MII / RMII Transmit Data 2	O		3.3				4	15.5		
30	PE_06	DSPI2_PCS3	DSPI_2	SPI Chip Select 3	O		3.3				4	15.5		
31	PE_07	GPIO[71]	SIUL_CC	General Purpose I/O 71	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
32	PE_07	GMAC0_RXD_O[3]	GMAC_0	MII/RGMII Transmit Data 3	O		3.3	Y	125	25%	5	33.5	33.9	5.1
33	PE_07	MAC_RMIREF_CLK_O	GMAC_0	RMII Reference Clock (internal ref clock mod)	O		3.3				4	15.5		
34	PE_07	PFE_MAC1_RXD_O[3]	PFE_MAC1	MII / RMII Transmit Data 3	O		3.3				4	15.5		
35	PE_07	DSPI2_PCS4	DSPI_2	SPI Chip Select 4	O		3.3				4	15.5		
36	PE_08	GPIO[72]	SIUL_CC	General Purpose I/O 72	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
37	PE_08	GMAC0_RX_CLK_O	GMAC_0	MII/RGMII Receive Clock	O		3.3				4	15.5		
38	PE_08	DSPI3_PCS3	DSPI_3	SPI Chip Select 3	O		3.3				4	15.5		
39	PE_08	PFE_MAC1_RX_CLK_O	PFE_MAC1	MII / RMII Receive Clock	O		3.3				4	15.5		
40	PE_09	GPIO[73]	SIUL_CC	General Purpose I/O 73	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
41	PE_09	DSPI3_PCS4	DSPI_3	SPI Chip Select 4	O		3.3				4	15.5		
42	PE_10	GPIO[74]	SIUL_CC	General Purpose I/O 74	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
43	PE_10	DSPI4_PCS3	DSPI_4	SPI Chip Select 3	O		3.3				4	15.5		
44	PE_11	GPIO[75]	SIUL_CC	General Purpose I/O 75	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
45	PE_11	DSPI4_PCS4	DSPI_4	SPI Chip Select 4	O		3.3				4	15.5		
46	PE_12	GPIO[76]	SIUL_CC	General Purpose I/O 76	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
47	PE_12	DSPI5_PCS3	DSPI_5	SPI Chip Select 3	O		3.3				4	15.5		
48	PE_13	GPIO[77]	SIUL_CC	General Purpose I/O 77	I/O	1833Fast	VDD_IO_GMAC0	3.3			4	15.5		
49	PE_13	DSPI5_PCS4	DSPI_5	SPI Chip Select 4	O		3.3				4	15.5		
50														
51														
52			I/O Supply voltage [V]											
53			VDD_IO_GMAC0	3.3										
54				3.3										
55				1.8										
56														
57														

Figure 4. Operational voltage selection in dual voltage sheets

## 7 Additional considerations

## 7.1 SVS (Static Voltage Scaling)

The S32G2\_PowerEstimator\_v2.0 sheet considers the Core voltage supply to be 0.8 V, however certain devices are specified for 0.77V operation. Such devices can be identified by reading the DIE\_PROCESS[1:0] fuse bits. The PMIC/regulator output should be regulated accordingly. The maximum power numbers remain the same. Refer to the device RM, DS and HDG for more implementation specific information on Static Voltage Scaling(SVS).

## 7.2 Power impact for unused module

A system use case may not require each of the modules powered by the 0.8 V supply. In such cases, additional granularity may be required to find the reduced load on the respective power rail. The S23G2 does not offer power gating of modules, but there is the possibility to clock gate certain modules using the MC\_ME. This means that the dynamic component of the power consumption for these modules would be saved when not using them. Below are the estimates for major modules on the 0.8 V rail based on the module running at full speed with T<sub>j</sub> at 125 deg C.

Table 1. Module power estimates

Core / Module	Dynamic Power mW)
A53 Cluster (2 cores active)	130
A53 Cluster (1 core active)	90
M7 Cluster (1 lock step instance)	30
DRAM Controller	400
PFE	320
LLCE	10
PCIe (per module)	80


It should be noted here that the figures provided in the Table 1 are design estimates based on simulations and very limited bench testing. As such these should only be used for guidance purpose and must not be treated as a specification. These values are for the 0.8 V VDD domain only and do not take into consideration any analog or I/O impact of the modules. These should be calculated separately. The Core values take into account the core/cluster only and do not account for the corresponding savings in traffic across the bus fabric etc.

## 7.3 Power impact for reduced operation frequency

The impact of operational frequency on dynamic power should be assumed to be linear for further estimation. For example, if one Cortex-A53® cluster running at 1 GHz is estimated to consume 90 mW then the same cluster when running at 500 MHz would consume about 45 mW.

## 7.4 Power profile with temperature

Power consumption of a module can be broadly divided into dynamic and static consumption. The dynamic component remains stable across temperature, however the static consumption varies with temperature. The graph below shows the leakage power (static component) on the 0.8 V VDD power domain across temperature for a device taken from the worst case leakage corner of the process. The graph is derived from limited bench experiments and hence should be taken as guidance only and should not be treated as a specification. The power shown in below graph is for the 0.8 V VDD domain only and does not take into consideration any analog or I/O leakage power.



## 8 References

- S32G274 Hardware Design Guidelines ([S32G2HDG](#))
- [S32G2RM](#)
- [S32G2 DS](#)

**How To Reach Us**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS,ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2021`.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: July, 2021

Document identifier: AN13299

