# AN13168

# Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

AN13168

Rev. 0 — 03/21

Application Note

#### 1 Introduction

This document describes how to migrate from LPC546xx to LPC540xx and LPC540xxJxM, and focuses on addressing the changes in functionality between these two series of LPC MCUs.

For simplicity reasons, this document refers to LPC540xx/LPC54S0xx and LPC540xxJxM/LPC54S0xxJxM as *LPC54(S)0xx* and *LPC54(S)0xxJxM* respectively.

| 1 | Introduction                     | 1   |
|---|----------------------------------|-----|
| 2 | Flash, RAM, and EEPROM           | 1   |
| 3 | Package and pinout consideration | ons |
|   |                                  | 1   |
| 4 | Peripherals and frequency        | 2   |
| 5 | Image protection and security    | 2   |
| 6 | Conclusion                       | 3   |
| 7 | Revision history                 | 3   |

Contents

#### NOTE

LPC54(S)0xx and LPC54(S)0xxJxM are basically the same, the only difference is that LPC54(S)0xx does not have internal flash, while LPC54(S)0xxJxM has on-chip Quad SPI flash (connected on SPIFI interface internally).

#### 2 Flash, RAM, and EEPROM

The LPC546xx family of MCUs include up to 512 KB of flash, up to 200 KB of on-chip SRAM, and up to 16 kB of EEPROM memory.

The LPC540xx/LPC54S0xx family includes 360 KB of on-chip SRAM and it supports Quad SPI Flash XIP. However, it does not have internal flash.

LPC54018JxM / LPC54S018JxM family includes up to 4 MB of on-chip Quad SPI Serial Flash (connected on SPIFI interface), 360 KB of on-chip SRAM.

Table 1. Memory comparison

|        | LPC546xx     | LPC540xx / LPC54S0xx | LPC54018JxM / LPC54S018JxM                  |
|--------|--------------|----------------------|---|
| Flash  | up to 512 KB | None                 | up to 4 MB of on-chip Quad SPI Serial Flash |
| SRAM   | up to 200 KB | 360 KB               | 360 KB                                      |
| EEPROM | up to 16 KB  | None                 | None  |

#### NOTE

Memory mapping between LPC546xx and LPC540xx/LPC540xxJxM is different. Please refer to the corresponding User Manual for details.

### 3 Package and pinout considerations

LPC546xx and LPC54(S)0xx have the below four packages:

- · 100-pin, TFBGA
- · 180-pin, TFBGA
- 208-pin, LQFP



#### • 100-pin, LQFP

LPC54(S)0xxJxM only has the 180-pin, TFBGA package.

Table 2. Package comparison

| Package        | LPC546xx | LPC54(S)0xx | LPC54(S)0xxJxM |
|----------------|----------|-------------|----------------|
| 100-pin, TFBGA | √        | √           | ×              |
| 180-pin, TFBGA | √        | √           | √              |
| 208-pin, LQFP  | √        | √           | ×              |
| 100-pin, LQFP  | √        | √           | ×              |

NOTE

LPC546xx and LPC54(S)0xx are pin to pin compatible. However, LPC54(S)0xxJxM is not compatible with them. It is because some pins of LPC540xxJxM/LPC54S0xxJxM are connected with internal on-chip QSPI flash.

The table below lists the main differences between LPC54(S)0xxJxMET180 and LPC546xx,LPC54(S)0xx. For the hardware design, please refer to LPC54S018M-EVK.

Table 3. Pinout comparison

| Symbol       | LPC54(S)0xxJxMET180   |  |
|--------------|---|--|
| N7(P0_23)    | Must be connected to C4(P4_16).   |  |
| C4(P4_16)    | Must be connected to N7(P0_23).   |  |
| A4(P4_15)    | VDD, single 2.7 V to 3.6 V power supply powers internal digital functions and I/Os. |  |
| K8(PIO0_25)  | Not Connected pins — These pins must be left unconnected (floating).                |  |
| L9(PIO0_27)  | Not Connected pins — These pins must be left unconnected (floating).                |  |
| M7(PIO0_24)  | Not Connected pins — These pins must be left unconnected (floating).                |  |
| M9(PIO0_28)  | Not Connected pins — These pins must be left unconnected (floating).                |  |
| M13(PIO0_26) | Not Connected pins — These pins must be left unconnected (floating).                |  |

## 4 Peripherals and frequency

LPC546xx and LPC540xx/LPC540xxJxM have basically the same peripherals. LPC546xx has up to 10 Flexcomm interfaces, whereas LPC540xx/LPC540xxJxM has up to 11 Flexcomm interfaces (Flexcomm 10 is dedicated for SPI).

LPC546xx can run at a frequency of up to 220 MHz, whereas LPC54(S)0xx/LPC54(S)0xxJxM can run at a frequency of up to 180 MHz.

## 5 Image protection and security

LPC546xx supports ECRP (Enhanced Code Read Protection). However, LPC54(S)0xx and LPC54(S)0xxJvM do not support this feature.

The LPC54S0xx/LPC54S0xxJxM supports CRC integrity verification and secure boot.

3/4

Table 4. image protection and secure boot comparison

|                                  | LPC546xx | LPC540xx / LPC540xxJvM | LPC54S0xx / LPC54S0xxJxM |
|----------------------------------|----------|------------------------|--------------------------|
| ECRP                             | √        | ×                      | ×                        |
| CRC image integrity verification | √        | √                      | √                        |
| Secure boot                      | ×        | ×                      | √                        |

LPC54S0xx and LPC54S0xxJxM have security enhanced features AES and Physically Unclonable Functions (PUF).

The PUF controller provides secure key storage without storing the key. This is done by using the digital fingerprint of a device derived from SRAM. Instead of storing the key, a Key Code is generated, which, in combination with the digital fingerprint, is used to reconstruct keys that are routed to the AES engine or for use by software. The PUF controller provides generation and secure storage for keys.

AES can use the key from One-Time Programmable (OTP) or PUF. OTP can store a scrambled key, and PUF index 0 key is routed to on-chip AES engine (AES KEY registers are loaded with the reconstructed PUF key) through inaccessible internal bus, protecting or hiding the plain key to runtime software.

Table 5. Security feature comparison

|                                      | LPC546xx | LPC540xx/LPC540xxJvM | LPC54S0xx/LPC54S0xxJxM |
|--------------------------------------|----------|----------------------|------------------------|
| Secure Hash Algorithm<br>(SHA1/SHA2) | √        | √                    | √                      |
| AES                                  | ×        | ×                    | √                      |
| PUF                                  | ×        | ×                    | √                      |

#### 6 Conclusion

LPC54(S)0xx/LPC54(S)0xxJxM has more security features than LPC546xx, it also has some improvements in USB. Therefore, it is strongly recommended to use LPC54(S)0xx/LPC54(S)0xxJxM on new Security/USB products.

If LPC546xx executes code in internal flash, LPC54(S)0xx executes code in Quad SPI flash. Hence, LPC546xx has better performance than LPC54(S)0xx. Therefore, for LPC54(S)0xx, it is recommended to put the code with high performance requirements in SRAM.

Also, as described in the above chapters, it is easy to migrate from LPC546xx to LPC54(S)0xx/LPC54(S)0xxJxM.

## 7 Revision history

The table below summarizes revisions to this document.

Table 6. Revision history

| Date       | Revision | Topic-reference | Change          |
|------------|----------|-----------------|-----------------|
| 17/03/2021 | 0        | -               | Initial release |

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

**Right to make changes** - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX,EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. @2021.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 03/21
Document identifier: AN13168

