AN13033

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

Rev. 2.1 — 6 March 2025

Application note

Document information

Information	Content
Keywords	AN13033, LPC55, Hardware Design, Hardware guide
Abstract	The document provides information about board layout recommendations and design checklists to ensure first-pass success and avoid any board bring-up problems.



Hardware Design Guidelines for LPC55(S)xx Microcontrollers

1 Introduction

This document guides the hardware engineers to design and test their LPC55(S)xx processor-based designs. The document provides information about board layout recommendations and design checklists to ensure first-pass success and avoid any board bring-up problems.

This guide is released with the relevant device-specific hardware documentation such as data sheets, reference manuals, and application notes available on nxp.com.

2 LPC55(S)xx family comparison

All LPC55Sxx/LPC55xx family is based on Arm Cortex-M33 core, with PowerQuad Accelerator and CASPER Accelerator. The **S** in the middle of part name means that this part provides more security features, such as TrustZone Support.

Table 1. LPC55Sxx family core features

Family	Core frequency	Dual core	Power Quad	CASPER
LPC55S0x/LPC550x	96 MHz	_	_	YES
LPC55S1x/LPC551x	150 MHz	_	_	YES
LPC55S2x/LPC552x	150 MHz	YES	YES	YES
LPC55S6x/LPC556x	150 MHz	YES	YES	YES

Table 2. LPC55Sxx/LPC55xx peripherals

Family	Flexcomm	50 MHz HS-SPI	HS USB	FS USB	CAN FD	SDIO
LPC55S0x/LPC550x	8	1	_	_	1	_
LPC55S1x/LPC551x	8	1	1	1	1	_
LPC55S2x/LPC552x	8	1	1	1	_	1
LPC55S6x/LPC556x	8	1	1	1	_	1

Table 3. LPC55Sxx/LPC55xx timers

Family	CTimer	SCT	MRT	WWDT	Code WDT	RTC	OS-Timer
LPC55S0x/LPC550x	5	1	1	1	1	1	1
LPC55S1x/LPC551x	5	1	1	1	1	1	1
LPC55S2x/LPC552x	5	1	1	1	_	1	1
LPC55S6x/LPC556x	5	1	1	1	_	1	1

Table 4. LPC55Sxx/LPC55xx analog peripherals

Family	16-bit ADC	Comparator	12-bit DAC
LPC55S0x/LPC550x	1 (10 ch)/2 Msps	1 (5 inputs)	_
LPC55S1x/LPC551x	1 (10 ch)/2 Msps	1 (5 inputs)	_
LPC55S2x/LPC552x	1 (10 ch)/1 Msps	1 (5 inputs)	_
LPC55S6x/LPC556x	1 (10 ch)/1 Msps	1 (5 inputs)	_

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

Table 5. LPC55Sxx/LPC55xx packages

Family	HVQFN 48	HVQFN 64	HTQFP 64	VFBGA 98	HLQFP 100	HLQFP 144	VBGA 196
LPC55S0x/LPC550x	1		1				
LPC55S1x/LPC551x			1	1	1		
LPC55S2x/LPC552x			1	1	1		
LPC55S6x/LPC556x			1	1	1		


For details, see the latest version of the data sheet and user manual on www.nxp.com.

3 Power supply

3.1 Introduction

The LPC55Sxx series require a single 1.8 V to 3.6 V operation voltage supply.


The voltage of LPC55S0x/LPC550x, LPC55S1x/LPC551x, LPC55S2x/LPC552x, and LPC55S6x/LPC556x internal core is supplied by internal DC/DC regulator. This DC/DC regulator needs external inductance and two or three capacitors. For details, see the *Using the DC-DC feature* (document <u>AN12325</u>).



The VBAT_DCDC power-up ramp requirement, as specified in the device data sheet, applies to LPC55(S)0x, LPC55(S)1x, LPC55(S)2x, and LPC55(S)6x. For details, see Section 10.

The power and ground pins are described in subsequent sections.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers



Note: The capacitors in Figure 2 are only for reference.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

Table 6. Power domains and decoupling capacitors

			Bulk/Bypas	ss capacitor	Decoupling		
Power domain	Description	Voltage	Package			capacitor	Characteristics
aomam			HTQFP64	VFBGA98	HLFP100	per pin	
USB0_3V3	USB0 analog 3.3 V supply	3.3 V	10 μF	10 μF	10 μF	0.1 μF	X7R ceramic
USB1_3V3	USB1 analog 3.3 V supply	3.3 V	10 μF	10 μF	10 μF	0.1 μF	X7R ceramic
VDD	Single power supply powering I/Os	1.8 V - 3.3 V	10 μF	10 μF	10 μF	0.1 μF	X7R ceramic
VBAT_DCDC	Supply of DCDC output						
VBAT_PMU	Core supply. For applications with DCDC converter, VDD_PMU and FB are tied at PCB level.	1	22 μF + 100 nF + 47 pF X7			X7R ceramic	
VDD_PMU	Core supply	-					
VDDA	Analog supply voltage	3.0 V-3.6 V	10 μF	10 µF	10 μF	0.1 µF	X7R ceramic
VREFP	ADC positive reference		10 μF	10 μF	10 μF	0.1 µF	X7R ceramic
VREFN	ADC negative reference	0.985 VDDA					
USB0_VSS	USB0 analog 3.3 V ground						
USB1_VSS	USB1 analog 3.3 V ground		VSS VSSA	and VRFFN	must be sho	ortened to GND) at nackage
VSS	Ground	GND	level.	,			at pasmage
VSS_DCDC	Star ground connections	GND					
VSS_PMU	Star ground connections						
VSSA	Analog ground						
FB	Feedback node						
LX	DCDC power stage output						


3.2 Bulk and decoupling capacitors

The effectiveness of the bulk/bypass and the de-coupling capacitors depends on the optimum placement and connection type. The bulk capacitors are used for a local power supply to the power pin, near the decoupling capacitors and close as possible to the assigned reference voltage pin. Decoupling capacitors make the current loop between supply, MCU, and reference ground as short as possible to reduce high frequency transients and noises. Therefore,

- Place all decoupling capacitors as close as possible to each of their respective power supply pin.
- The ground side of the decoupling capacitor must have a via to the pad, which goes directly down to the internal ground plane.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

• The route distance between the capacitors to the power plane must be as short as possible.



4 Clock circuitry

4.1 Introduction

The LPC55S1x/2x/6x has the following clock sources:

- Internal Free Running Oscillator (FRO). This oscillator provides a selectable 96 MHz output, and a 12 MHz output (divided down from the selected higher frequency) that can be used as a system clock. The FRO is trimmed to +/- 2 % accuracy over the entire voltage and temperature range.
- 32 kHz internal FRO. The FRO is trimmed to +/- 2 % accuracy over the entire voltage and temperature range.
- Internal low power oscillator (FRO 1 MHz) trimmed to +/- 15 % accuracy over the entire voltage and temperature range.
- Crystal oscillator with an operating frequency of 16 MHz or 32 MHz. Option for external clock input (bypass mode) for clock frequencies of up to 24 MHz.
- Crystal oscillator with 32.768 kHz operating frequency. Option for external clock input (bypass mode) for clock frequencies of up to 100 kHz.
- PLL0 and PLL1 allow CPU operation up to the maximum CPU rate without the need for a high-frequency external clock. PLL0 and PLL1 can run from the internal FRO 12 MHz output, the external oscillator, internal FRO 1 MHz output, or the 32.768 kHz RTC oscillator.
- · Clock output function with divider to monitor internal clocks.
- Frequency measurement unit for measuring the frequency of any on-chip or off-chip clock signal.

Note: For external crystal oscillator and RTC oscillator, LPC55Sxx have capacitor bank feature. It means that the stabilizing capacitors can be unsoldered on both 32 K and 16 MHz XTAL. We also suggest that users keep the two stabilizing capacitors as **DNP/Do Not Populate** on the PCB.

4.2 Crystal oscillator

In the crystal oscillator circuit, connect only the crystal (XTAL) and the capacitances CX1 and CX2 externally on $\mathtt{XTAL32M_P}$ and $\mathtt{XTAL32M_N}$ pins, as shown in Figure 4.

In the bypass mode, if XTAL32M_N is left open, connect an external clock (maximum frequency of up to 24 MHz) to XTAL32M_P. Apply the external [0 - VH] square signal to the XTAL32M_P pin from 0 V to 850 mV.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers




Table 7. Components of the oscillator circuit

Symbol	Description
XTAL	Quartz crystal/Ceramic resonator
CX1	Stabilizing capacitor
CX2	Stabilizing capacitor

For best results, it is critical to select a matching crystal for the on-chip oscillator. Capacitance Load (CL), Resistance Series (RS), and Drive Level (DL) are important parameters to consider while choosing the crystal. After selecting the proper crystal, determine the external load capacitor C_{X1} and C_{X2} values with the following expression:

$$C_{X1} = C_{X2} = 2C_L - (C_{Pad} + C_{Parasitic})$$

Where:

- C_I: Crystal load capacitance
- C_{Pad}: Pad capacitance of the XTAL32M P and XTAL32M_N pins (~3 pF)
- C_{Parasitic}: Parasitic or stray capacitance of external circuit

Although CParasitic can be ignored in general, the actual board layout and placement of external components influences the optimal values of external load capacitors. Therefore, it is recommended to fine tune the values of external load capacitors on actual hardware board to get the accurate clock frequency. For a fine tuning, output the RTC Clock to one of the GPIOs and optimize the values of external load capacitors for minimum frequency deviation. The load capacitors depend on the specifications of the crystal and on the board capacitance. It is recommended to have the crystal manufacturer evaluate the crystal on the PCB.

4.2.1 Crystal Printed Circuit Board (PCB) design guidelines

- Connect the crystal and external load capacitors on the PCB as close as possible to the oscillator input and output pins of the chip.
- The length of traces in the oscillation circuit must be as short as possible and must not cross other signal lines.
- Ensure that the load capacitors CX1 and CX2, in the case of the third overtone crystal usage, have a common ground plane.
- Loops must be made as small as possible to minimize the noise coupled in through the PCB and to keep the parasitic as small as possible.
- Lay out the ground (GND) pattern under a crystal unit.
- Do not lay out other signal lines under crystal unit for multi-layered PCB.

AN13033

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.


Hardware Design Guidelines for LPC55(S)xx Microcontrollers

4.3 RTC oscillator

In the RTC oscillator circuit, connect only the 32.768 kHz crystal (XTAL) and the capacitances CX1 and CX2 externally on XTAL32K P and XTAL32K N, as shown in Figure 5.

In the bypass mode, if XTAL32K_N is left open, connect an external clock (maximum frequency of up to 100 kHz) to XTAL32K_P. Apply the external [0 – VH] square signal to the XTAL32K_P pin with 1.1 V +/-10 %.

An external signal below 1.0 V or above 1.2 V cannot be applied.



For best results, it is critical to select a matching crystal for the on-chip oscillator. Load capacitance (CL), series resistance (RS), and drive level (DL) are important parameters to consider while choosing the crystal. After selecting the proper crystal, the external load capacitor CX1 and CX2 values can also be generally determined by the following expression:

$$C_{X1} = C_{X2} = 2C_L - (C_{Pad} + C_{Parasitic})$$

Where:

- C_I: Crystal load capacitance
- C_{Pad}: Pad capacitance of the XTAL32K P and XTAL32K N pins (~3 pF)
- C_{Parasitic}: Parasitic or stray capacitance of external circuit

Although CParasitic can be ignored in general, the actual board layout and placement of external components influences the optimal values of external load capacitors. Therefore, it is recommended to fine tune the values of external load capacitors on actual hardware board to get the accurate clock frequency. For a fine tuning, output the RTC Clock to one of the GPIOs and optimize the values of external load capacitors for minimum frequency deviation.

4.3.1 RTC Printed Circuit Board (PCB) design guidelines

- Connect the crystal and external load capacitors on the PCB as close as possible to the oscillator input and output pins of the chip.
- The length of traces in the oscillation circuit must be as short as possible and must not cross other signal lines.
- Ensure that the load capacitors CX1, CX2, and CX3, in the case of the third overtone crystal usage, have a common ground plane.
- Loops must be made as small as possible to minimize the noise coupled in through the PCB and to keep the parasitics as small as possible.
- Lay out the ground (GND) pattern under a crystal unit.
- Do not lay out other signal lines under crystal unit for multi-layered PCB.


Hardware Design Guidelines for LPC55(S)xx Microcontrollers

4.4 Common suggestions for the PCB layout of an oscillator circuit

The crystal oscillator is an analog circuit and must be designed carefully and according to the analog-board layout rules:

- It is recommended to send the PCB to the crystal manufacturer to determine the negative oscillation margin as well as the optimum regarding CXTAL and CEXTAL capacitors. The data sheet includes recommendations for the tank capacitors CXTAL and CEXTAL. These values are with the expected PCB, pin, and so on. Use the stray capacity values as an initial point.
- The crystal or resonator oscillator is sensitive to stray capacitance and noise from other signals. To avoid and reduce the capacitive coupling between the XTAL and EXTAL pins and their PCB traces, place the oscillator away from high-frequency devices and traces.
- The main oscillation loop current is flowing between the crystal and the load capacitors. Keep this signal path (Oscillator to CEXTAL to CXTAL to Oscillator) as short and symmetric tracing as possible. Therefore, the ground connections of both capacitors must be always direct to the closer VSS pin using the cooper-pour ground plane and several vias to the ground internal layer in the PCB are mandatory.
- Connect the EXTAL and XTAL pins to required oscillator components and must not be connected to any other devices.

Figure 6 shows the recommended placement and routing for the oscillator layout.



5 Boot mode configuration

5.1 Boot mode selection

The internal ROM memory is used to store the boot code. After a reset, the Arm processor starts its code execution from this memory. The bootloader code is executed every time the part is powered-ON, is reset, or wakes up from a deep power-down while in a low power mode.

Depending on the values of the CMPA bits, ISP pin, and the image header type definition, the bootloader decides whether to boot from internal flash or run into the ISP mode. See **Section 6.5 FFR region definitions** in the *LPC55S6x/LPC55S2x/LPC552x User manual* (document <u>UM11126</u>).

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

The state of port pin, PIO0_5, at Reset determines the boot source of the part or if the handler is invoked. The LPC55S6x/LPC55S2x/LPC552x/55S1x read the status of the ISP pins to determine the boot source, as shown in Table 8.

Table 8. Boot mode and ISP download modes based on ISP pins

Boot mode	ISP0 (PIO0_5 pin)	Description
Passive boot	l .	The LPC55S6x/LPC55S2x/LPC552x look for valid image in the internal flash. If no valid image is found, the LPC55S6x/LPC55S2x/LPC552x enter the ISP boot mode based on <code>DEFAULT_ISP_MODE</code> bits, as defined in Table 9 .
ISP boot		One of the serial interfaces (UART0, I2C1, SPI3, HS_SPI, USB0, USB1) is used to download images from the host into the internal flash. The first valid probe message on USART, I ² C, SPI, or USB locks in that interface.

<u>Table 9</u> shows the ISP pin assignments and is the default pin assignment used by the ROM code that cannot be changed.

Table 9. ISP pin assignment

ISP pin	Port pin assignment
ISP0	PIO0_5
USART_ISP mode	
FC0_TXD	PIO0_30
FC0_RXD	PIO0_29
I2C_ISP mode	
FC1_SDA	PIO0_13
FC1_SCL	PIO0_14
SPI ISP mode	
FC3_SCK	PIO0_6
FC3_SSEL0	PIOO_4
FC3_MISO	PIOO_2
FC3_MOSI	PIOO_3
HS_SPI_SCK	PIO1_2
HS_SPI_MISO	PIO1_3
HS_SPI_MOSI	PIO0_26
USB0 ISP mode	
USB0_VBUS	PIO0_22
USB0_DP	Dedicated pin per package
USB0_DM	Dedicated pin per package
USB1 ISP mode	
USB1_VBUS	Dedicated pin per package
USB1_DP	Dedicated pin per package
USB1_DM	Dedicated pin per package

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

6 Debug and programing interface

This section introduces commonly-used debug connectors. Most of the Arm development tools use one of these pin-outs.

When developing your Arm circuit board, it is recommended to use a standard debug signal arrangement to make connection to the debugger easier.

The JTAG functions TRST, TCK, TMS, TDI, and TDO, are selected on pins PIO0_2 to PIO0_6 by the hardware when the part is in boundary scan mode.


Note: The JTAG functions **CANNOT** be used for the debug mode.

The SWD/SWV pins are overlaid on top of the JTAG pins as follows:

Table 10. JTAG and SWD signal description

JTAG mode	SWD mode	Description	MCU port	Recommendation
TRST	_	JTAG Test Reset	PIO0_2	Pull-Down
TCK	_	JTAG clock into the core	PIO0_3	Z
TMS	_	JTAG Test Mode Select	PIO0_4	Z
TDI	_	JTAG Test Data Input	PIO0_5	Pull-Down
TDO	_	JTAG Test Data Output	PIO0_6	Z
_	swo	Serial Wire Debug Trace output	PIO0_8	Output, Z
_	SWCLK	Serial Wire Debug clock	PIO0_11	Input, Pull-Down
_	SWDIO	Serial Wire Debug I/O	PIO0_12	Input, Pull-Up
RESET	RESET	Reset MCU	Dedicate pin	Pull-Up
GND	GND	Ground	Dedicate pins	_

Note: External pull-up/down resistors for the JTAG signals can be added to increase debugger connection robustness.




Hardware Design Guidelines for LPC55(S)xx Microcontrollers

6.1 Debug connector pin-outs

As the JTAG of the LPC55Sxx is only for BSDL scan, you can use an even smaller 0.05" 10-pin connector (Samtec FTSH-105) for debug. Similar to the 20-pin Cortex Debug D ETM connector, both JTAG and Serial-Wire debug protocols are supported in the 10-pin version.

Note: The JTAG functions TRST, TCK, TMS, TDI, and TDO, are selected on pins PIOO_2 to PIOO_6 by the hardware when the part is in boundary scan mode. The JTAG functions cannot be used for the debug mode.




7 Communication modules

7.1 CAN interface for CAN-FD module

LPC55S1x have CAN-FD interface. The physical layer characteristics for CAN are specified in ISO-11898-2. This standard specifies the use of cable comprising parallel wires with an impedance of nominally 120 Ω (95 Ω as minimum and 140 Ω as maximum). The use of shielded twisted pair cables is necessary for ElectroMagnetic Compatibility (EMC) reasons, although ISO-11898-2 also allows for unshielded cable. A maximum line length of 40 meters is specified for CAN at a data rate of 1 Mb. However, at lower data rates, potentially much longer lines are possible. ISO-11898-2 specifies a line topology, with individual nodes connected using short stubs.


Though not exclusively intended for automotive applications, the CAN protocol is designed to meet the specific requirements of a vehicle serial data bus: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness, and required bandwidth. Each CAN station is connected physically to the CAN bus lines through a transceiver device. The transceiver drives the large current needed for the CAN bus and has current protection against defective CAN or defective stations. A typical CAN system with an LPC55(S)0x / LPC55(S)1x microcontroller is shown in Figure 9.



The LPC55Sxx CAN-FD module is a full implementation of the CAN protocol specification, the CAN with Flexible Data rate (CAN FD) protocol and the CAN 2.0 version B protocol, which supports both standard and extended message frames and long payloads up to 64 bytes transferred at faster rates up to 8 Mbps. Like

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

most other CAN physical transceivers, the CANH and CANL are available for the designer to terminate bus depending on the application. Figure 9 and Figure 10 show examples of the CAN node terminations.



8 Analog

8.1 ADC impedance

Figure 11 shows the ADC block diagram of the LPC55Sxx.




Table 11 describes the RADIN values.

Table 11. ADC input resistance

		Min.	Typical	Max.	Unit
Ri	Input resistance				
	Fast input channels				
	PIO0_16/PIO0_23	-	1	2	kΩ
	PIO0_11/PIO0_10	-	1	2	kΩ
	PIO0_12/PIO0_15	-	1	2	kΩ

AN13033

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

Table 11. ADC input resistance...continued

	Min.	Typical	Max.	Unit
PIO1_0/PIO0_31	-	1	2	kΩ
Standard input channels				
PIO1_9/PIO1_8	-	1.4	3.6	kΩ

9 Recommendations

9.1 Pin descriptions

9.1.1 Pin pull-up/down and open-drain

All pins have all pull-ups, pull-downs, and inputs turned off at reset except PIOO_2, PIOO_5, PIOO_11, PIOO_12, PIOO_13, and PIOO_14 pins. This prevents power loss through pins prior to software configuration. Due to special pin functions, some pins have a different reset configuration.

- PIOO 5 and PIOO 12 pins have internal pull-up enabled by default.
- PIOO 2 and PIOO 11 pins have internal pull-down enabled by default.
- PIOO 13 and PIOO 14 are true open drain pins.

9.1.2 ADC pins

Some functions, such as ADC or comparator inputs, are available only on specific pins when digital functions are disabled on those pins. By default, the GPIO function is selected except on pins PIO0_11 and PIO0_12, which are the serial wire debug pins. This allows debugging to operate through reset.

9.1.3 Wake-up pins

The external reset pin or three wake-up pins can trigger a wake-up from the deep power-down mode. For the wake-up pins, do not assign any function to this pin if it is used as a wake-up input when using the deep power-down mode. If not in the deep power-down mode, a function can be assigned to this pin. If the pin is used for wake-up, it must be pulled HIGH externally before entering deep power-down mode. A LOW-going pulse as short as 50 ns causes the chip to exit the deep power-down mode wakes up the part.

9.1.4 JTAG function pins

The JTAG functions TRST, TCK, TMS, TDI, and TDO, are selected on pins PIO0_2 to PIO0_6 by hardware when the part is in boundary scan mode. The JTAG functions cannot be used for the debug mode.

9.2 Termination of unused pins

<u>Table 12</u> shows how to terminate pins that are not used in the application. To minimize the overall power consumption of the part, connect unused pins externally or configure them correctly on the software.

Configure unused pins with GPIO function as outputs, set to LOW with their internal pull-up disabled. To configure a GPIO pin as output and drive it LOW, select the GPIO function in the IOCON register, select output in the GPIO DIR register, and write a 0 to the GPIO PORT register for that pin. Disable the pull-up in the IOCON register of the pin.

Configure all GPIO pins that are not bonded out on smaller packages as outputs driven LOW with their internal pull-up disabled.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

Table 12. Termination of unused pins

Pin	Default State	Recommended termination of unused pins	
RESET	Input, pull-up	The reset pin can be left unconnected if the application does use it	
All PIOn_m (not open-drain)	Input, pull-up	Can be left unconnected if driven LOW and configured as GPIO output with pull-up or pull-down disabled by software.	
PIOn_m (l ² C open-drain)	Inactive No pull-up or down	Can be left unconnected if driven LOW and configured as GPIO output by software.	
XTAL32K_P	_	Connect to ground. When grounded, the RTC oscillator is disabled.	
XTAL32K_N	_	Can be left unconnected.	
VREFP	_	Tie to VBAT_DCDC	
VREFN	_	Tie to VSS	
VDDA	_	Tie to VBAT_DCDC	
VSSA	_	Tie to VSS	
USBn_DP	F	Can be left unconnected	
USBn_DM	F	Can be left unconnected	
USBn_3V3	F	Tie to VBAT_DCDC	
USB1_VBUS	F	Tie to VBAT_DCDC	
USBn_VSS	F	Tie to VSS	


9.3 Printed circuit board

For technical reasons, it is best to use a multilayer Printed Circuit Board (PCB) with a separate layer dedicated to ground (VSS) and another dedicated to the VDD supply. This solution provides good decoupling and a good shielding effect. For many applications, economic reasons prohibit the use of this type of board. In this case, the major requirement is to ensure a good structure for the ground and for the power supply.

9.4 General board layout guidelines

9.4.1 Trace recommendations

A right angle in a trace can cause more radiation. The capacitance increases in the region of the corner and the characteristic impedance changes. This impedance change causes reflections. Avoid right-angle bends in a trace and try to route them with at least two 45° corners. To minimize any impedance change, the best routing is a round bend, as shown in Figure 12.




Hardware Design Guidelines for LPC55(S)xx Microcontrollers

To minimize crosstalk, not only between two signals on one layer but also between adjacent layers, route them 90° to each other. Complex boards must use vias while routing. Be careful when using them. These add more capacitance and inductance, and reflections occur due to the change in the characteristic impedance. Vias also increase the trace length. While using differential signals, use vias in both traces or compensate the delay in the other trace.

9.4.2 Grounding

Grounding techniques apply to both multi-layer and single-layer PCBs. The objective of grounding techniques is to minimize the ground impedance and thus to reduce the potential of the ground loop from the circuit back to the supply.

- Route high-speed signals above a solid and unbroken ground plane.
- Do not split the ground plane into separate planes for analog, digital, and power pins. A single and continuous ground plane is recommended.
- There must be no floating metal/shape of any kind near any area close to the microcontroller pins. Fill copper in the unused area of signal planes and connect these coppers to the ground plane through vias.




9.4.3 EMI/EMC and ESD considerations for layout

These considerations are important for all system and board designs. Though the theory behind this is well explained, each board and system experiences this in its own way. There are many PCB and component related variables involved.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

This application note does not go into the electromagnetic theory or explain the whys of different techniques used to combat the effects, but it considers the effects and solutions most recommended as applied to CMOS circuits. EMI is radio frequency energy that interferes with the operation of an electronic device. This radio frequency energy can be produced by the device itself or by other devices nearby. Studying EMC for your system allows testing the ability of your system to operate successfully counteracting the effects of unplanned electromagnetic disturbances coming from the devices and systems around it. The electromagnetic noise or disturbances travels via two media: Conduction and Radiation.



The design considerations narrow down to:

- The radiated and conducted EMI from the board must be lower than the allowed levels by the standards you are following.
- The ability of the board to operate successfully counteracting the radiated & conducted electromagnetic energy (EMC) from other systems around it.

The EMI sources for a system consist of several components such as PCB, connectors, cables. The PCB plays a major role in radiating the high frequency noise. At higher frequencies and fast-switching currents and voltages, the PCB traces become effective antennas radiating electromagnetic energy, such as, a large loop of signal and corresponding ground.

The five main sources of radiation are:

- · Digital signals propagating on traces
- · Current return loop areas
- · Inadequate power supply filtering or decoupling
- · Transmission line effects
- · Lack of power and ground planes

Fast switching clocks, external buses, and PWM signals are used as control outputs and in switching power supplies. The power supply is another major contributor to EMI. RF signals can propagate from one section of the board to another building up EMI. Switching power supplies radiate the energy which can fail the EMI test. This is a huge subject and there are many books, articles, and white papers detailing the theory behind it and the design criteria to combat its effects.

Every board or system is different as far as EMI/EMC and ESD issues are concerned, requiring its own solution.

However, the common guidelines to reduce an unwanted generation of electromagnetic energy are as shown below:


- Ensure that the power supply is rated for the application and optimized with decoupling capacitors.
- Provide adequate filter capacitors on the power supply source. The bulk/bypass and decoupling capacitors must have low equivalent series inductance (ESL).
- Create ground planes if there are spaces available on the routing layers. Connect these ground areas to the ground plane with vias.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

- Keep the current loops as small as possible. Add as many decoupling capacitors as possible. Always apply current return rules to reduce loop areas.
- Keep high-speed signals away from other signals and especially away from input and output ports or connectors.

9.4.4 PCB layer stacking

To reach signal integrity and performance requirements, a four-layer PCB is recommended for implementing Ethernet applications and systems. The following layer stack-ups are recommended for four, six, and eight-layer boards, although other options are possible.



9.4.5 Injection current

All pins implement protection diodes that protect against electrostatic discharge (ESD). Usually connect both digital and analog pins to voltages that are higher than the operating voltage of the device pin.

The internal ESD diodes of the microcontroller are designed for short discharge pulses only, and these do not sustain a constant current over time. Therefore, the maximum continuous voltage that drops over them

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

is specified in the DC electrical parameters, the maximum high input voltage must not be higher than VDD + 0.5 V, and the current injection must be limited as defined in the device data sheet. In other words, the voltage and current of an input signal must be within the electrical parameter allowed. The outcome of violating these specifications causes unexpected behavior, stuck operation, or a major damage in the MCU.

10 VBAT DCDC ramp requirement and solution

Table 13 describes the VBAT DCDC power-up ramp requirement.

Table 13. Power-up ramp characteristics

Symbol		Conditions		Min.	Туре	Max.	Unit
tr	Rise time	T _{amb} = -40 °C	[1]	2.6	_	_	ms
		T _{amb} = 0 °C to +105 °C	[1]	0.5	_	_	ms

[1] Based on characterization, not tested in production.


The device may not always start and may damage the device if the minimum rise time of the power supply ramp is 2.6 ms or faster for $T_{amb} = -40$ °C, and 0.5 ms or faster for $T_{amb} = 0$ °C to +105 °C.

Here we provide three kinds of workaround:

- 1. Use LDO/DCDC with soft-start feature.
- 2. Use PMOSFET with capacitor and resistor to delay the rising timing.

10.1 Use external LDO or DCDC with soft-start feature

As shown in Figure 16, we can change the C_{ss} to adjust the rise/ramp timing to match the Errata requirement.



10.2 Use PMOSFET with capacitor and resistor

To adjust the rise/ramp timing, change C1 and R1 accordingly, as shown in Figure 17

Typical value: C1 = 1 μ F (X7R), R1 = 50 $k\Omega$


Note:


Typical value need be adjusted on different boards/applications.

The PMOSFET type can be SI2323 or similar parameter component.

A diode may also be added for faster discharge after power off, as shown in Figure 18.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers





11 Reference

- 1. Hardware Design Guidelines for S32K1xx Microcontrollers (document AN5426)
- 2. LPC55S1x/LPC551x User manual (document UM11295)
- 3. LPC55S6x/LPC55S2x/LPC552x User manual (document UM11126)

12 Revision history

Table 14 summarizes the revisions to this document.

Table 14. Revision history

Document ID	Release date	Description
AN13033 v.2.1	06 March 2025	Added a note in Section 10.2
AN13033 v.2.0	13 January 2025	Updated Figure 18
AN13033 v.1.0	06 January 2025	Added Section 10
AN13033 v.0	30 October 2020	Initial public release

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AN13033

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKPOP, µVision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

 $\mbox{\bf Microsoft}$, $\mbox{\bf Azure}$, and $\mbox{\bf ThreadX}$ — are trademarks of the Microsoft group of companies.

Hardware Design Guidelines for LPC55(S)xx Microcontrollers

Contents

1	Introduction	
2	LPC55(S)xx family comparison	
3	Power supply	
3.1	Introduction	
3.2	Bulk and decoupling capacitors	
4	Clock circuitry	6
4.1	Introduction	6
4.2	Crystal oscillator	6
4.2.1	Crystal Printed Circuit Board (PCB) design	
	guidelines	7
4.3	RTC oscillator	8
4.3.1	RTC Printed Circuit Board (PCB) design	
	guidelines	8
4.4	Common suggestions for the PCB layout of	
	an oscillator circuit	9
5	Boot mode configuration	9
5.1	Boot mode selection	9
6	Debug and programing interface	11
6.1	Debug connector pin-outs	12
7	Communication modules	12
7.1	CAN interface for CAN-FD module	12
8	Analog	13
8.1	ADC impedance	
9	Recommendations	
9.1	Pin descriptions	14
9.1.1	Pin pull-up/down and open-drain	
9.1.2	ADC pins	14
9.1.3	Wake-up pins	
9.1.4	JTAG function pins	
9.2	Termination of unused pins	
9.3	Printed circuit board	
9.4	General board layout guidelines	
9.4.1	Trace recommendations	15
9.4.2	Grounding	
9.4.3	EMI/EMC and ESD considerations for	
	layout	16
9.4.4	PCB layer stacking	
9.4.5	Injection current	
10	VBAT_DCDC ramp requirement and	
	solution	19
10.1	Use external LDO or DCDC with soft-start	
	feature	19
10.2	Use PMOSFET with capacitor and resistor	19
11	Reference	
12	Revision history	
	l egal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.