EdgeLock SE05x Quick start guide with i.MX 8M Rev. 1.3 — 12 September 2022

Application note

Document information

Information	Content
Keywords	EdgeLock SE05x, Plug & Trust middleware, i.MX 8M
Abstract	This document explains how to get started with the EdgeLock SE05x Plug & Trust middleware using the EdgeLock SE05x development boards and i.MX 8M board. It provides detailed instructions for connecting the boards, installing the software, running the EdgeLock SE05x Plug & Trust project examples and executing the ssscli tool



Revision history

Revision history		
Revision number	Date	Description
1.0	2020-10-21	First document release.
1.1	2020-12-07	Updated to latest template and fixed broken links
1.2	2022-03-28	 Add EdgeLock SE050E and EdgeLock A5000 product variants. Update Table 1, Figure 1 and Figure 2. Update SD card flash instructions in Section 4.1. Add note in Section 5 (step 6). Add Section Section 6 Product specific CMake build settings Add Section Section 7 Binding EdgeLock SE05x to a host using Platform SCP. Add Section Section 8 Manage access from multiple Linux processes to the EdgeLock SE05x. Added ssscli installation instructions in Section 9 Updated middleware build instructions in Section 10
1.3	2022-09-12	Update to EdgeLock SE Plug & Trust Middleware version 04.02.xx. Update <u>Section 6</u> Product specific CMake build settings. Update <u>Section 7</u> Binding EdgeLock SE05x to a host using Platform SCP.

1 How to use this document

The Plug & Trust middleware includes a set of project examples that demonstrate the use of EdgeLock SE05x product family in the latest IoT security use cases. This document provides detailed instructions to run project examples for EdgeLock SE05x in i.MX 8M board. The main body of this document should be used in this sequence:

- 1. Order board samples. <u>Section 2</u> contains the ordering details of the demo boards required in this document;
- 2. Prepare the hardware. <u>Section 3</u> describes how to setup the OM-SE05xARD and i.MX 8M boards.
- 3. Flash the microSD card image. <u>Section 4</u> describes how to create a micro-SD card with the Linux image with the pre-installed Plug & Trust middleware.
- 4. Run project examples. <u>Section 5</u> describes how to run EdgeLock SE05x included in Plug & Trust middleware.

Supplementary material is provided in the appendices.

2 Hardware required

The EdgeLock SE05x works as an auxiliary security device attached to a host controller, communicating with through an I²C interface. To follow the instructions provided in this document, you need an EdgeLock SE05x development board and a i.MX 8M MCU board, acting as a host controller.

EdgeLock SE05x development boards ordering details

The EdgeLock SE05x and EdgeLock A5000 product support packages are providing development boards for evaluating EdgeLock SE05x and EdgeLock A5000 features. Select the development board of the product you want to evaluate. <u>Table 1</u> details the ordering details of the EdgeLock SE05x and EdgeLock A5000 development boards.

Part number	12NC	Description	Picture
OM-SE050ARD-E	9354 332 66598	SE050E Arduino [®] compatible development kit	
OM-SE050ARD-F	9354 357 63598	SE050 Arduino [®] compatible development kit	The second second
OM-SE050ARD	9353 832 82598	SE050F Arduino [®] compatible development kit	
OM-SE051ARD	9353 991 87598	SE051 Arduino [®] compatible development kit	
OM-A5000ARD	9354 243 19598	A5000 Arduino [®] compatible development kit	

Table 1. EdgeLock SE05x development boards.

Note: The pictures in this guide will show EdgeLock SE05xE, but all boards in <u>Table 1</u> can be used as well with the same hardware configuration.

i.MX 8M MCU board ordering details

Table 2 details the ordering details for the i.MX 8M board.

EdgeLock SE05x Quick start guide with i.MX 8M

Table 2. i.MX 8M development kit details

Part number	12NC	Content	Picture
MCIMX8M-EVKB	935378743598	i.MX 8M evaluation kit	

3 Boards setup


This section explains how to prepare the OM-SE05xARD boards and i.MX 8M board to run the EdgeLock SE05x Plug & Trust middleware project examples. Follow these steps:

 Connect the OM-SE05xARD to the i.MX 8M board. The i.MX 8M board does not come with an Arduino connector, so you have to connect the Arduino shield of the OM-SE05xARD board to the J801_I2C connector of the i.MX 8M board using wires. <u>Table 3</u> details the jumper connection

OM-SE05xARD (# jumper - # pin)	I.MX 8M (# jumper - # pin)	Description
J2 - Pin 10	J801 - Pin 1	SCL
J2 - Pin 7	J801 - Pin 2	Ground
J2 - Pin 9	J801 - Pin 3	SDA
J8 - Pin 3	J801 - Pin 5	3.3 Volt supply

Table 3. Wire connection OM-SE05xARD - i.MX 8M

and Figure 1 illustrate the wiring between boards.



- GND ©2021 NXP • . • ē . . . ••• OM-5 0 PNA RST 5 Figure 2. Jumper configuration for i.MX 8M board
- 2. Make sure the jumper settings in your OM-SE05xARD board are configured as shown in Figure 2:

Note: For more information about the jumper settings, refer to <u>AN13539</u> OM-SE05xARD hardware overview.

4 Software setup

The software setup consists of:

- 1. Preparing a micro-SD card with the pre-compiled Linux image with the preinstalled Plug & Trust middleware for i.MX 8M board, as described in <u>Section 4.1</u>.
- 2. Installing the USB to UART Bridge VCOM driver in your laptop, as described in <u>Section 4.2</u>.
- 3. Installing TeraTerm terminal application, as described in <u>Section 4.3</u>.
- 4. Booting the i.MX 8M board, as described in <u>Section 4.4</u>.

4.1 Micro-SD card preparation

To prepare the micro-sd card with the pre-compiled Linux image that includes the Plug & Trust middleware, you need to:

- Download from <u>NXP website</u> the Plug & Trust middleware SD Card Image. This image contains the Plug & Trust middleware pre-installed with already some examples on a bootable SD Card Image.
 Note: In case the image provided by NXP does not suit your use case, you can find the explanation of how to create an card image using Yocto in the Plug & Trust middleware documentation (simw-top/doc/dev-platform_imx8_linux.html).
- 2. Download and install <u>Win32 Disk Imager</u> software. Win32 Disk Imager is a Windows open source program to format SD card images. Instead of Win 32 Disk Imager, you could also use any other software for this operation.
- 3. Plug your micro-SD card in your laptop.


4. Open Win32 Disk Imager, (1) select from your file system the pre-compiled Linux image you downloaded from the website, and (2) click on the *Write* button as shown in Figure 3.

Note: the SD card image might come in a ZIP or BZ2 package. Make sure to unzip the package first with e.g. 7-ZIP before selecting the uncompressed image file in Win32 Disk Imager.

cor	e-image-full-cmdlin	e-imx8maev	k-202009022	04452.rootfs.img	Device
Hash None	Generate	Сору		1	
Read O	nly Allocated Parti	tions			
Read O Progress	nly Allocated Parti	oons			

4.2 Drivers

To install the i.MX 8M drivers, follow these steps:



1. Plug the power supply and connect the USB cable to your laptop as shown in <u>Figure 4</u>.

- 2. Download the <u>USB to UART Bridge VCOM driver</u> for your processor (either 32 or 64 bits). Install the driver by following the setup wizard until it is finished.
- 3. Unplug and plug your board.

4. Go to your Device Manager, and check that your board is recognized and assigned to a port number (COMxx). Write down the assigned port number (COMxx) as it is needed in the next steps. Your Device Manager should look like Figure 5. *Note: if you see more than one COM port, use the one denoted as Enhanced COM port.*




Figure 5. Check that i.MX 8M board is recognized in Device Manager

4.3 Terminal setup

We need to install a terminal application, for instance TeraTerm, to communicate and view the serial output of the i.MX 8M board from our laptop. To setup TeraTerm application:

- 1. Download <u>TeraTerm</u> and run the installer.
- Launch TeraTerm, click the Serial option and select from the dropdown list the Enhanced COM port number assigned to your i.MX 8M board (In this case COM11) as shown in Figure 6. Click the OK button to confirm the setup. If you cannot see the

serial port of the board, your i.MX 8M board might not be recognized. In that case, please repeat the driver installation process described in <u>Section 4.2</u>. **Note:** if you can't see the serial port in TeraTerm, make sure that the board is plugged in with the USB cable to the PC and restart TeraTerm.

⊖ TCP/ <u>I</u> P	Hos <u>t</u> :	myhost.exai	mple.com
		⊠ Hist <u>o</u> ry	
	Service:	⊖ Te <u>I</u> net	TCP port#: 22
		⊚ <u>s</u> sh	SSH version: SSH2
		○ 0ther	IP version: AUTO
● S <u>e</u> rial	Po <u>r</u> t:	COM11: Silic	con Labs Dual CP2105 U
	ОК	Cancel	<u>H</u> elp

3. Go to Setup → Serial Port and configure the terminal to 115200 Speed, 8 data bits, no parity and 1 stop bit as shown in Figure 7. Click on **New Setting** to confirm the configuration.

			_	~	Tera Term: Serial port setup ar		
OM11 - Tera Term VT Edit Setup Control Window Terminal	Help	-		×	Port:	COM11 ~	<u>N</u> ew setting
Window					Sp <u>e</u> ed:	115200 ~ 8 bit ~	
Font Keyboard	>				<u>D</u> ata: P <u>a</u> rity:	a bit ~	Cancel
Serial port					<u>S</u> top bits:	1 bit v	Help
Proxy SSH					Stop bits. Flow control:	none v	Пер
SSH Authentication					From count on		
SSH Forwarding					Transi	nit delay	
SSH KeyGenerator TCP/IP					0	msec/ <u>c</u> har 0	msec/line
General							
Additional settings Save setup Restore setup Setup directory					Device Instance Device Manufact	ID: USB\VID_10C4&PID urer: Silicon Labs ilicon Laboratories Ine	al CP2105 USB to UART _EA70&MI_00\6&33B1F c.
Load key map					Driver Version: 1		


Figure 7. Configure TeraTerm serial port connection

4.4 Booting the i.MX 8M

To boot the i.MX 8M, follow the steps shown in Figure 8 and Figure 9:

- 1. Insert the micro-SD card with the pre-compiled Linux image into the i.MX 8M card slot.
- 2. Configure the board switches as follows:
 - SW801 (Boot Device Select Switch): ON, ON, OFF, OFF (from 1-4 bit)
 - SW802 (Boot Mode Select Switch): ON, OFF (from 1-2 bit)

- 3. Connect the board to the power supply
- 4. Connect the board to your laptop using a USB cable and make sure that TeraTerm serial port is configured (see <u>Section 4.3</u>).
- 5. Turn on the power supply switch to boot up the board.



- 6. During the boot process, the operating system status information will be displayed in TeraTerm as shown in <u>Figure 9</u>. When the process is complete, the user can login with the following credentials:
 - Account name: root
 - · Password: not required

COM11 - Tera Term VT	_		×
File Edit Setup Control Window Help			
See 'systement's status psplash-quit.service' for details. [OK] Started Permit User Sessions. [OK] Started Hostname Service. [OK] Started Getty on tty1. [OK] Started Serial Getty on ttymxcD. [OK] Started Serial Getty on ttymxcD. [OK] Reached target Login Prompts. [OK] Started Kernel Logging Service. [OK] Started Kernel Logging Service. [OK] Reached target Hulti-User System. Starting Update UTMP about System Runlevel Changes [OK] Started Update UTMP about System Runlevel Changes.			^
NXP i.MX Release Distro 4.19-uarrior inx8nqevk ttynxcD			
inx8ngevk login: [10.025634] randon: crng init done [10.029070] randon: 7 urandon µarning(s) missed due to rateliniting			
NXP i.MX Release Distro 4.19-µarrior inx8nqevk ttynxcD			
inx8ngevk login: root [35.418776] audit: type=1006 audit(1587079663.939:2): pid=3618 uid=0 old-auid =1 res=1 root@inx8ngevk:~#	=429496729	5 auid=0 t	tty= ∽
Figure 9. Sign in in the OS			

Note: In the case that the precompiled Plug & Trust middleware version does not suit your use case and a different version is needed, it must be downloaded and build into the device. For more information refer to <u>Appendix B</u>.

5 Run preinstalled Plug & Trust middleware test examples

The Plug & Trust middleware comes with several test examples used to verify atomic EdgeLock SE05x security IC features. This section explains how to run the Plug & Trust middleware test example called se05x Minimal.

Note: The default build configuration of the Plug & Trust middleware $\leq \vee 04.01.0x$ generates code for the OM-SE050ARD development board. You need to adapt the CMake settings in case you are using a different EdgeLock secure element development board or a different secure element product IC. The settings are described in <u>Section 6</u>.

 After booting the board, you will be in the /usr/local/bin directory of the file system. To see the list of examples that are available in this directory use the following command: Send > ls -l /usr/local/bin.

The TeraTerm window should be similar to Figure 10:

<u>F</u> ile <u>E</u> dit <u>S</u> etup C <u>o</u> ntrol <u>W</u> indow <u>H</u> elp root@inx8nqevk:"# 1s -1 /usr/local/bin total 176		
total 176		
<pre>-ruxr-xr-x 1 root root 10432 Sep 2 2020 HQTTVersion -ruxr-xr-x 1 root root 10424 Sep 2 2020 apdu_player_deno -ruxr-xr-x 1 root root 10496 Sep 2 2020 claincode_inject -ruxr-xr-x 1 root root 10392 Sep 2 2020 ex_eccd -ruxr-xr-x 1 root root 10432 Sep 2 2020 ex_hddf -ruxr-xr-x 1 root root 10432 Sep 2 2020 ex_hddf -ruxr-xr-x 1 root root 10392 Sep 2 2020 ex_synnetric -ruxr-xr-x 1 root root 10392 Sep 2 2020 ex_synnetric -ruxr-xr-x 1 root root 14536 Sep 2 2020 ex_synnetric -ruxr-xr-x 1 root root 14536 Sep 2 2020 nxp_iot_agent_deno -ruxr-xr-x 1 root root 18576 Sep 2 2020 se05x_GetInfo -ruxr-xr-x 1 root root 10336 Sep 2 2020 se05x_Hininal root@inx8ngevk:"#</pre>		

2. Execute the $se05x_Minimal$ test example. This test example outputs the memory left in EdgeLock SE05x security IC.

Send > se05x Minimal.

The TeraTerm \overline{logs} should indicate the available memory in EdgeLock SE05x security IC as can be seen in <u>Figure 11</u> (in this case, 20820).

VT	COM11 - Tera Term VT	_		×
<u>F</u> ile	<u>E</u> dit <u>S</u> etup C <u>o</u> ntrol <u>W</u> indow <u>H</u> elp			
App App App sss sss sss App App App	<pre>nx8ngevk:"# se05x_Hininal :INF0 :PlugAndTrust_v03.00.02_20200826 :INF0 :Running se05x_Hininal :INF0 :If you want to over-ride the selection, use ENV=EX_SSS_BOOT_SSS_PORT :INF0 :If you want to over-ride the selection, use ENV=EX_SSS_BOOT_SSS_PORT :INF0 :It (Len=39) 00 A0 00 00 03 96 04 03 E8 00 FE 02 08 03 E8 08 01 00 00 00 03 96 04 03 E8 00 FE 02 08 03 E8 08 01 00 00 00 00 64 00 00 0E 00 69 53 45 30 35 31 55 30 08 01 00 00 00 :INF0 :Newer version of Applet Found :INF0 :Newer version of Applet Found :INF0 :Computed for Dx30100. Got newer 0x404000 :HARN :Communication channel is Plain. :HARN :Communication channel is Plain. :HARN :INF0 :nem=20820 :INF0 :se05x_Hininal example Success !!! :INF0 :ex_sss Finished mx8ngevk:"#</pre>	or pass	in соннало	A 11
Figu	re 11. Run se05x_minimal test example			

Rev. 1.3 — 12 September 2022

6 Product specific CMake build settings

The NXP Plug & Trust middleware supports the SE05x Secure Elements, the A5000 Secure Authenticator, and the legacy A71CH products.

The EdgeLock Plug & Trust middleware is delivered with CMake files that include the set of directives and instructions describing the project's source files and the build targets. The CMake files are used to select a dedicated EdgeLock product IC and the corresponding IoT applet or Authenticator application.

The SE050 product identification can be obtained as described in <u>AN12436</u> chapter 1 *Product Information*. <u>AN12973</u> describes the same procedure for the SE051 product family.

The following tables show the required PTMW CMake options to build a dedicated product variant. The SSSFTR__SE05X_RSA CMake option is used to optimize the memory footprint for product variants that do not support RSA.

Table 4. CMake Settings for SE050E product variants

Variant	OEF ID	PTMW_ Applet		PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050E Dev. Board OM-SE050ARD-E	A921	SE050_E	None	07_02	any option	None or	disabled
SE050E2	A921	-				SCP03_ SSS	

Table 5. CMake Settings for SE050F product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X_ Ver		SCP	SE05X_ RSA
SE050F Dev.Board OM-SE050ARD-F	A92A	SE05X_C	SE050	03_XX	PlatfSCP03 or	SCP03_ SSS	enabled
SE050F2	A92A	-			UserID_PlatfSCP03 or		
					AESKey_PlatfSCP03 or		
					ECKey_PlatfSCP03		

Table 6. CMake Settings for SE050 Previous Generation product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050A1	A204	SE05X_A	None	03_XX	any	None	disabled
SE050A2	A205				option	or scp03_ sss	
SE050B1	A202	SE05X_B	None	03_XX	any	None	enabled
SE050B2	A203				option	or SCP03_ SSS	

AN13027

17 / 41

© NXP B.V. 2022. All rights reserved

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X_ Ver		SCP	SE05X_ RSA
SE050C1	A200	SE05X_C	None	03_XX	any	None	enabled
SE050C2	A201				option	or	
SE050 Dev Board OM-SE050ARD	A1F4	-				SCP03_ SSS	
SE050F2	A77E ^[1]	SE05X_C	SE050	03_XX	PlatfSCP03 or UserID_PlatfSCP03 or AESKey_PlatfSCP03 or ECKey PlatfSCP03	SCP03_ SSS	enabled

Table 6. CMake Settings for SE050 Previous Generation product variants...continued

[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Table 7. CMake Settings for SE051 product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X_ Ver		SCP	SE05X_ RSA
SE051A2	A920	SE05X_A	None	07_02	any option	None or SCP03_ SSS	disabled
SE051C2	A8FA	SE05X_C	None	07_02	any option	None or SCP03_ SSS	enabled
SE051W2	A739	SE05X_C	None	07_02	any option	None or SCP03_ SSS or SCP03_ SSS	enabled
SE051A2	A565	SE05X_A	None	06_00	any option	None or SCP03_ SSS	disabled
SE051C2	A564	SE05X_C	None	06_00	any option	None or SCP03_ SSS	enabled

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
OM-A5000ARD	A736	AUTH	None	07_02	any	None	disabled
A5000	A736				option	or	
						SCP03_ SSS	

Table 8. CMake Settings for A5000 product variants

6.1 Example: SE050E CMake build settings

To build the Plug & Trust Middleware to support the SE050E Secure Element applet the following CMake setting needs to be modified before building the middleware

according to Table 4:

- Select SE050 E for the CMake option PTWM Applet.
- Select None for the CMake option PTWM FIPS.
- Select 07 02 for the CMake option PTWM SE05X Ver
- Disable the CMake option SSSFTR SE05X RSA

In this example we use plain communication. Plain communication for the example execution is enabled by selecting the following options:

- Select None for the CMake option PTMW SE05X Auth.
- Select None for the CMake option PTMW_SCP.

How to enable Platform SCP is described in <u>How to enable Platform SCP in the CMake-based build system</u>.

Run the following commands to update the CMake settings and rebuild the Plug & Trust middleware:

```
cd ~/se_mw/simw-top_build/imx_native_se050_t1oi2c
cmake -DPTMW_Applet=SE050_E -DPTMW_FIPS=None -
DPTMW_SE05X_Ver=07_02 -DSSSFTR_SE05X_RSA=0 -DPTMW_SCP=None -
DPTMW_SE05X_Auth=None .
cmake --build .
sudo make install
sudo ldconfig /usr/local/lib/
```

7 Binding EdgeLock SE05x to a host MCU/MPU using Platform SCP

Binding is a process to establish a pairing between the IoT device host MPU/MCU and EdgeLock SE05x, so that only the paired MPU/MCU is able to use the services offered by the corresponding EdgeLock SE05x and vice versa.

A mutually authenticated, encrypted channel will ensure that both parties are indeed communicating with the intended recipients and that local communication is protected against local attacks, including man-in-the-middle attacks aimed at intercepting the communication between the MPU/MCU and the EdgeLock SE05x and physical tampering attacks aimed at replacing the host MPU/MCU or EdgeLock SE05x.

EdgeLock SE05x natively supports Global Platform Secure Channel Protocol 03 (SCP03) for this purpose. PlatformSCP uses SCP03 and can be enabled to be mandatory.

This chapter describes the required steps to enable Platform SCP in the middlware for EdgeLock SE05x.

The following topics are discussed:

- Section 7.1 Introduction to the Global Platform Secure Channel Protocol 03 (SCP03)
- <u>How to configure the product specific default Platform SCP keys</u> How to configure the EdgeLock SE05x product specific SCP keys in the Plug & Trust middleware
- <u>How to enable Platform SCP in the CMake-based build system</u> How to enable Platform SCP in the Plug & Trust middleware

7.1 Introduction to the Global Platform Secure Channel Protocol 03 (SCP03)

The Secure Channel Protocol SCP03 authenticates and protects locally the bidirectional communication between host and EdgeLock SE05x against eavesdropping on the physical I2C interface.

EdgeLock SE05x can be bound to the host by injecting in both the host and EdgeLock SE05x the same unique SCP03 AES key-set and by enabling the Platform SCP feature in the Plug & Trust middleware. The <u>AN12662</u> *Binding a host device to EdgeLock SE05x* describes in detail the concept of secure binding.

SCP03 is defined in <u>Global Platform Secure Channel Protocol '03' - Amendment D v1.2</u> specification.

SCP03 can provide the following three security goals:

• Mutual authentication (MA)

- Mutual authentication is achieved through the process of initiating a Secure Channel and provides assurance to both the host and the EdgeLock SE05x entity that they are communicating with an authenticated entity.
- Message Integrity
 - The Command- and Response-MAC are generated by applying the CMAC according to NIST SP 800-38B.
- · Confidentiality
 - The message data field is encrypted across the entire data field of the command message to be transmitted to the EdgeLock SE05x, and across the response transmitted from the EdgeLock SE05x.

The SCP03 secure channel is set up via the EdgeLock SE05x Java Card OS Manager using the standard ISO7816-4 secure channel APDUs.

The establishment of an SCP03 channel requires three static 128-bit AES keys shared between the two communicating parties: Key-ENC, Key-MAC and Key-DEK. These keys are stored in the Java Card Supplementary Security Domain (SSD) and not in the secure authenticator applet.

Key-ENC and Key-MAC keys are used during the SCP03 channel establishment to generate the session keys. Session Keys are generated to ensure that a different set of keys are used for each Secure Channel Session to prevent replay attacks.

Key-ENC is used to derive the session key S-ENC. The S-ENC key is used for encryption/decryption of the exchanged data. The session keys S-MAC and R-MAC are derived from Key-MAC and used to generate/verify the integrity of the exchanged data (C-APDU and R-APDU).

Key-DEK key is used to encrypt new SCP03 keys in case they get updated.

Table 9. Static SCP03 keys

Key	Description	Usage	Кеу Туре
Key-ENC	Static Secure Channel Encryption Key	Generate session key for Decryption/ Encryption (AES)	AES 128
Кеу-МАС	Static Secure Channel Message Authentication Code Key	Generate session key for Secure Channel authentication and Secure Channel MAC Verification/Generation (AES)	AES 128
Key-DEK	Data Encryption Key	Sensitive Data Decryption (AES)	AES 128


The session key generation is performed by the Plug & Trust middleware host crypto.

Table 10. SCP03 session keys


Key	Description	Usage	Кеу Туре
S-ENC	Session Secure Channel Encryption Key	Used for data confidentiality	AES 128
S-MAC	Secure Channel Message Authentication Code Key for Command	Used for data and protocol integrity	AES 128
S-RMAC	Secure Channel Message Authentication Code Key for Response	User for data and protocol integrity	AES 128

Note: For further details please refer to <u>Global Platform Secure Channel Protocol '03'</u> - <u>Amendment D v1.2</u>.

EdgeLock SE05x Quick start guide with i.MX 8M







7.2 How to configure the product specific default Platform SCP keys

The default Platform SCP key values are described for the EdgeLock SE05x product variants in <u>AN12436</u> and for the EdgeLock A5000 variants in <u>AN12973</u>.

For evaluation purpose, the Platform SCP keys can be defined either in the Plug & Trust middleware source code (see <u>Section 7.2.1</u>) or provided as text file (see <u>Section 7.2.2</u>).

7.2.1 Defining the deault Platfrom SCP keys in the Plug & Trust middleware source code

The Plug & Trust middleware header file <code>ex_sss_tp_scp03_keys.h</code> contains the default values of all EdgeLock SE05x, EdgeLock A5000, A5000 and A71CH product variants.

The ex_sss_tp_scp03_keys.h header file location in the following location: ~/
se mw/simw-top/sss/ex/inc/

COM11 - Tera Term VT
File Edit Setup Control Window Help
#define SSS_AUTH_KEY_MAC \
{ 0x4F, 0x16, 0x3F, 0x59, 0xF0, 0x74, 0x31, 0xF4, 0x3E, 0xE2, 0xEE, 0x18, 0x34, 0xA5, 0x23, 0x34, }
#define SSS_AUTH_KEY_DEK \
{ 0xD4, 0x76, 0xCF, 0x47, 0xAA, 0x27, 0xB5, 0x4A, 0xB3, 0xDB, 0xEB, 0xE7, 0x65, 0x6D, 0x67, 0x70, }
#endif // SSS_PFSCP_ENABLE_SE051A_0001A920
// SSS_PFSCP_ENABLE_SE050E_0001A921
#if defined (SSS_PFSCP_ENABLE_SE050E_0001A921) && SSS_PFSCP_ENABLE_SE050E_0001A921 == 1
#define SS_AUTH_KEY_ENC \
{ 0xD2, 0xDB, 0x63, 0xE7, 0xA0, 0xA5, 0xAE, 0xD7, 0x2A, 0x64, 0x60, 0xC4, 0xDF, 0xDC, 0xAF, 0x64, }
#define SSS_AUTH_KEY_MAC \
{ 0x73, 0x8D, 0x5B, 0x79, 0x8E, 0xD2, 0x41, 0x80, 0x82, 0x47, 0x68, 0x51, 0x4B, 0xFB, 0xA9, 0x5B, }
#define SSS_AUTH_KEY_DEK \
{ 0x67, 0x02, 0xDA, 0xC3, 0x09, 0x42, 0xB2, 0xC8, 0x5E, 0x7F, 0x47, 0xB4, 0x2C, 0xED, 0x4E, 0x7F, }
<pre>#endif // SSS_PFSCP_ENABLE_SE050E_0001A921</pre>
// SSS PFSCP ENABLE SE051W 0005A739
#if defined (SSS PFSCP ENABLE SE051W 0005A739) && SSS PFSCP ENABLE SE051W 0005A739 == 1
#define SSS_AUTH_KEY_ENC \
{ 0x18, 0xB3, 0xB4, 0xE3, 0x40, 0xC0, 0x80, 0xD9, 0x9B, 0xEB, 0xB8, 0xB8, 0x64, 0x4B, 0x8C, 0x52, }
#define SSS_AUTH_KEY_MAC \
{ 0x3D, 0x0C, 0xFA, 0xC8, 0x7B, 0x96, 0x7C, 0x00, 0xE3, 0x3B, 0xA4, 0x96, 0x61, 0x38, 0x38, 0xA2, }
#define SSS_AUTH_KEY_DEK \ $(1 + 1)^{-1} = (1 + 1)$
{ 0x68, 0x06, 0x83, 0xF9, 0x4E, 0x6B, 0xCB, 0x94, 0x73, 0xEC, 0xC1, 0x56, 0x7A, 0x1B, 0xD1, 0x09, } #endif // SSS_PFSCP_ENABLE_SE051W 0005A739
"endi" // SSS_I SCI_ENDEL_SCOST
// SSS PFSCP ENABLE A5000 0004A736
#if defined (SSS_PFSCP_ENABLE_A5000_0004A736) && SSS_PFSCP_ENABLE_A5000_0004A736 == 1
#define SSS_AUTH_KEY_ENC \
{ 0xC9, 0x11, 0x85, 0x00, 0xB5, 0xFF, 0xA1, 0x43, 0x3A, 0x50, 0x22, 0x6F, 0x48, 0x9A, 0x0A, 0xA5, }
#define SSS_AUTH_KKY_MAC \
{ 0x29, 0xD2, 0xFE, 0x28, 0xF7, 0xFE, 0xEB, 0x15, 0x30, 0x68, 0xBE, 0x38, 0x1F, 0x61, 0xBC, 0x01, } #define SSS_AUTH_KEY_DEK \
{ 0x61, 0x24, 0x03, 0x84, 0x02, 0x11, 0x80, 0x60, 0xED, 0x91, 0x03, 0x60, 0xFC, 0x5A, 0x42, 0x78, }
#endif // SSS PFSCP ENABLE A5000 0004A736
// SSS_PFSCP_ENABLE_SE050F2_0001A92A
#if defined (SSS_PFSCP_ENABLE_SE050F2_0001A92A) && SSS_PFSCP_ENABLE_SE050F2_0001A92A == 1
#define SSS_AUTH_KEY_ENC \
{ 0xB5, 0x0E, 0x1F, 0x12, 0xB8, 0x1F, 0xE5, 0x3B, 0x6C, 0x3B, 0x53, 0x87, 0x91, 0x2A, 0x1A, 0x5A, } #define SSS AUTH KEY MAC \
{ 0x71, 0x93, 0x69, 0x59, 0xD3, 0x7F, 0x2B, 0x22, 0xC5, 0xA0, 0xC3, 0x49, 0x19, 0xA2, 0xBC, 0x1F, }
define SSS AUTH KEY DEK \
- ex_sss_tp_scp03_keys.h 211/269 78%

Figure 14. Default Platform SCP keys are defined in ex_sss_tp_scp03_keys.h

The fsl_sss_ftr.h.in file includes options to select one of the predefined default Platform SCP keys. This file is located in: ~/se_mw/simw-top/sss/inc. Select the desired value of the compilation option by setting exclusively the corresponding C-preprocessor define SSS_PFSCP_ENABLE_xx to 1 (enable).

All other values for the same option (represented by C-preprocessor defines SSS PFSCP ENABLE xx) must be set to 0.

EdgeLock SE05x Quick start guide with i.MX 8M

COM11 - Tera Term VT
/* Enable one of these
* If none is selected, default config would be used
*/
#define SSS_PFSCP_ENABLE_SE050A1 0
#define SSS_PFSCP_ENABLE_SE050A2 0
#define SSS_PFSCP_ENABLE_SE050B1 0
#define SSS_PFSCP_ENABLE_SE050B2 0
#define SSS_PFSCP_ENABLE_SE050C1 0
#define SSS_PFSCP_ENABLE_SE050C2 0
#define SSS_PFSCP_ENABLE_SE050_DEVKIT 0
#define SSS_PFSCP_ENABLE_SE051A2 0 #define SSS PFSCP ENABLE SE051C2 0
#define SSS_PFSCP_ENABLE_SE050F2_0
#define SSS_PFSCP_ENABLE_SE051C_0005A8FA 0
#define SSS PFSCP ENABLE SE051A 0001A920 0
#define SSS PFSCP ENABLE SE050E 0001A921 1
#define SSS_PFSCP_ENABLE_SE051W_0005A739 0
#define SSS_PFSCP_ENABLE_A5000_0004A736 0
#define SSS_PFSCP_ENABLE_SE050F2_0001A92A 0
#define SSS_PFSCP_ENABLE_OTHER 0
#define SSS_PFSCP_ENABLE_OTHER 0

Figure 15. Select the acutal Platform SCP keys in infsl_sss_ftr.h.in

The Plug & Trust Middleware uses a feature file to select/detect used/enabled features within the middleware stack. The file $fsl_sss_ftr.h$ is automatically generated into the used build directory. CMake is overwritting the $fsl_sss_ftr.h$ file every time CMake is invoked. CMake is using the SCP key settings of the $fsl_sss_ftr.h.in$ file as input to generate the the $fsl_sss_ftr.h$ file. You do not have to manually edit the $fsl_sss_ftr.h$ feature file. Selections from CMake edit cache automatically updates the generated feature file.

Note: The Platform SCP key selection in the <code>fsl_sss_ftr.h.in</code> CMake input file is persistent.

The location of the generated fsl_sss_ftr.h feature header file is: ~/se_mw/simw-top_build/imx_native_se050_tloi2c

The following tables contains the the Platform SCP key header file define to be set to 1 (enable) for the different secure element and secure authenticator product variants.

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050E Dev. Board	A921	SSS_PFSCP_ENABLE_SE050E_0001A921
OM-SE050ARD-E		
SE050E2	A921	SSS_PFSCP_ENABLE_SE050E_0001A921

Table 11. Platform SCP key define prefix for SE050E product variants

AN13027

Table 12.	Platform SC	P key define	prefix for	SE050F	product variants
-----------	-------------	--------------	------------	---------------	------------------

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050F Dev.Board	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A
OM-SE050ARD-F		
SE050F2	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A

 Table 13. Platform SCP key define prefix for SE050 Previous Generation product variants

OEF ID	Platform SCP key define to be set to '1'
A204	SSS_PFSCP_ENABLE_SE050A1
A205	SSS_PFSCP_ENABLE_SE050A2
A202	SSS_PFSCP_ENABLE_SE050B1
A203	SSS_PFSCP_ENABLE_SE050B2
A200	SSS_PFSCP_ENABLE_SE050C1
A201	SSS_PFSCP_ENABLE_SE050C2
A1F4	SSS_PFSCP_ENABLE_SE050_DEVKIT
A77E ^[1]	SSS_PFSCP_ENABLE_SE050F2
	A204 A205 A202 A203 A200 A201 A1F4

[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Variant	OEF ID	Platform SCP key define to be set to '1'
SE051A2	A920	SSS_PFSCP_ENABLE_SE051A_0001A920
SE051C2	A8FA	SSS_PFSCP_ENABLE_SE051C_0005A8FA
SE051W2	A739	SSS_PFSCP_ENABLE_SE051W_0005A739
SE051A2	A565	SSS_PFSCP_ENABLE_SE051A2
SE051C2	A564	SSS_PFSCP_ENABLE_SE051C2

Table 14. Platform SCP key define prefix for SE051 product variants

Table 15. Platform SCP key define prefix for A5000 product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
A5000 Dev. Board OM-A5000ARD	A736	SSS_PFSCP_ENABLE_A5000_0004A736
A5000	A736	SSS_PFSCP_ENABLE_A5000_0004A736

7.2.2 Defining the deault Platfrom SCP keys in a text file

For evaluation purpose the Plug & Trust middleware supports to store the Platform SCP key in a plain text file. For further details see Plug & Trust middleware documentation chapter *11.10 Using own Platform SCP03 keys*.

The following Linux commands can be used to create the Platform SCP key text file (se050_Dev_Kit_scp_keys.txt):

The Platform SCP key text file can be stored in any location. In this example the file is stored in: ~/se mw/simw-top build/imx native se050 tloi2c/bin

cd ~/se mw/simw-top build/imx native se050 t1oi2c/bin

EdgeLock SE05x Quick start guide with i.MX 8M

```
echo ENC D2DB63E7A0A5AED72A6460C4DFDCAF64 > se050E_scp_keys.txt
echo MAC 738D5B798ED241B0B24768514BFBA95B >> se050E_scp_keys.txt
echo DEK 6702DAC30942B2C85E7F47B42CED4E7F >> se050E_scp_keys.txt
Check the se050E_scp_keys.txtfile content:
```

cat se050E_scp_keys.txt

The Linux environment variable EX_SSS_BOOT_SCP03_PATH is used to define the Platform SCP key textfile (filename and location).

export EX_SSS_BOOT_SCP03_PATH=~/se_mw/simw-top_build/ imx native se050 tloi2c/bin/se050E scp keys.txt

oot@imx8mqevk:~/se_mw/simw-top_build/imx_native_se0	50_t1oi2c/bin# echo ENC D2DB63E7A0A5AED72A6460C4DFDCAF64 > se050E_scp_keys.txt
oot@imx8mqevk:~/se_mw/simw-top_build/imx_native_se05	50_t1oi2c/bin# echo MAC 738D5B798ED241B0B24768514BFBA95B >> se050E_scp_keys.tx
oot@imx8mqevk:~/se_mw/simw-top_build/imx_native_se0	50_t1oi2c/bin# echo DEK 6702DAC30942B2C85E7F47B42CED4E7F >> se050E_scp_keys.tx
oot@imx8mqevk:~/se_mw/simw-top_build/imx_native_se05	50_t1oi2c/bin# cat se050E_scp_keys.txt
NC D2DB63E7A0A5AED72A6460C4DFDCAF64	
AC 738D5B798ED241B0B24768514BFBA95B	
EK 6702DAC30942B2C85E7F47B42CED4E7F	
oot@imx8mgevk:~/se mw/simw-top build/imx native se05	50 tloi2c/bin#

Note: In this example the MCIMX8M-EVKB is used for evaluation purpose only. Because different host MCU/MPU platforms are providing different hardware security mechanisms to protect keys it is not in the scope of this document to demonstrate how to store the Platform SCP shared binding keys securely. For commercial deployment the secure storage of Platform SCP keys must be adapted accordingly.

7.3 How to enable Platform SCP in the CMake-based build system


To enable Platform SCP is required to rebuild the SDK with the following CMake options:

- Select SCP03 SSS for the CMake option PTMW SCP.
- Select PlatfSCP03 for the CMake option PTMW SE05X Auth.

Run the following commands to update the CMake settings and rebuild the Plug & Trust middleware:

```
cd ~/se_mw/simw-top_build/imx_native_se050_t1oi2c
cmake -DPTMW_SE05X_Auth=PlatfSCP03 -DPTMW_SCP=SCP03_SSS .
cmake --build .
sudo make install
sudo ldconfig /usr/local/lib/
```

EdgeLock SE05x Quick start guide with i.MX 8M



Note: In this document the MCIMX8M-EVKB is used for evaluation purpose only. Because different host MCU/MPU platforms are providing different hardware security mechanisms to protect keys it is not in the scope of this document to demonstrate how to store the Platform SCP shared binding keys securely. For commercial deployment the secure storage of Platform SCP keys must be adapted accordingly.

In the next step we can verify if we successfully enabled Platform SCP. For this purpose we run again the se05x_minimal example:

cd bin

./se05x Minimal

<u>Figure 18</u> shows the log output in case the Platform SCP keys are defined in the Plug & Trust middleware source code (see <u>Defining the deault Platfrom SCP keys in the Plug &</u> <u>Trust middleware source code</u>).

	Tera Term VT		
e .	etup C <u>o</u> ntrol <u>W</u> indow <u>H</u> elp		_
ot	mqevk:~/se_mw/simw-top_build/imx_native_se050_t1oi2c/bin# ./se05x_Minimal		
	FO Using default PlatfSCP03 keys. You can use keys from file using ENV=EX_SSS_BOOT_SCP03_PATH		
	F0 :atr (Len=35)		
	FO :mem=32767		
	FO :ex sss Finished		
	moevk:-/se mw/simw-top build/imx native se050 t1oi2c/bin#		

Figure 18. Run se05x_minimal example with platformSCP enabled - SCP keys defined in the Plug & Trust middleware source

The log output for defining the Platform SCP keys via a text file (see <u>Defining the default</u> <u>Platfrom SCP keys in a text file</u>) is shown in <u>Figure 19</u>.



defined in a text file

The Plug & Trust Middleware provides the following additional examples to rotate the PlatformSCP Keys and to mandate Platform SCP.

- SE05X Rotate PlatformSCP Keys example: Showcases authentication with default Platform SCP keys and the rotation (update) of those keys with user defined keys. The example documentation is available in the EdgeLock SE05x Plug & Trust Middleware documentation (simw-top/doc/demos/se05x/se05x_RotatePlatformSCP03Keys/Readme.html). The example source code is available at /simw-top/demos/se05x/se05x_RotatePlatformSCP03Keys.
- SE05X Mandate SCP example: Showcases how to make Platform SCP authentication mandatory in EdgeLock SE05x. The example documentation is available in the EdgeLock SE05x Plug & Trust Middleware documentation (/simw-top/doc/demos/ se05x/se05x_MandatePlatformSCP/Readme.html). The example source code is available at /simw-top/demos/se05x/se05x_MandatePlatformSCP.
- SE05x AllowWithout PlatformSCP example: This project demonstrates how to configure SE05X to allow without platform SCP. The example documentation is available in the EdgeLock SE05x Plug & Trust Middleware documentation (~/ se_mw/simwtop/doc/demos/se05x/se05x_AllowWithoutPlatformSCP/ Readme.html). The example source code is available at ~/se_mw/simw-top/ demos/se05x/se05x AllowWithoutPlatformSCP.

8 Manage access from multiple Linux processes to the EdgeLock SE05x

The Plug & Trust middleware provides the Access Manager to support concurrent access from multiple linux processes to the EdgeLock SE05x IoT applet. The Access Manager can establish a connection to the EdgeLock SE05x IoT applet either as a plain connection or using Platform SCP.

Client processes are connecting over the JRCPv1 protocol to the Access Manager.

Please refer to the Plug & Trust middleware documentation chapter Access Manager: Manage access from multiple (Linux) processes to an SE05x IoT Applet for more details.

9 Appendix A: Using the ssscli tool

In <u>Section 3</u> and <u>Section 4</u> we have prepared the hardware setup and the software setups respectively. To validate that the whole process was done correctly and that your setup is fully operational, we are going to run the <code>ssscli</code> tool. This tool can be used to interact with the EdgeLock SE05x security IC without having to write any code.

To start the ssscli tool, send the commands shown in Figure 20:

- 1. Open the connection:
 - Send: >ssscli connect se05x t1oi2c none


Note: In case ssscli did not get installed automatically in the image, execute these steps to finish the installation first:

>cd simw-top/pycli/src


>python3 setup.py develop

2. Send the reset command:

Send: >ssscli se05x reset



Note: If you see the following message: *WARNING:sss.connect:Session already open, close current session first* as shown in Figure 21, it means that you have a session open. To close it, send: (1) > ssscli disconnect and then send once again (2) > ssscli connect se05x tloi2c none and later (3) > ssscli se05x reset:



 The SE05x ssscli tool supports several operations. To check which commands are supported by the ssscli tool: (Figure 22) Send: > ssscli --help

💆 COM11 - Tera Term	VT		×
<u>F</u> ile <u>E</u> dit <u>S</u> etup C <u>o</u>	ntrol <u>W</u> indow <u>H</u> elp		
Command line interface fo	r SE050		^
help Shou this Commands: a71ch A71CH specif. cloud (Not Implemer connect Open Session. decrypt Decrypt Opera disconnect Close session encrypt Encrypt Opera erase Erase ECC/RSH generate Generate ECC, get Get ECC/RSH/ policy Create/Dump (refpen Create Refers se05x SED5X specif.	ersion and exit. message and exit. c commands ted) Cloud Specific utilities. tion /AES Keys or Certificate (contents) RSR Key pair ES Keys or certificates bject Policy nce PEH/DER files (For OpenSSL Engine). c commands ES Keys or certificates n ion		

4. Once you are done using the ssscli tool, close the session with the EdgeLock SE05x security IC:

(Figure 23) Send: > ssscli disconnect

VT	COM1	1 - Tera	Term VT							×
<u>F</u> ile	<u>E</u> dit	<u>S</u> etup	C <u>o</u> ntrol	<u>W</u> indow	<u>H</u> elp					1
root@inx8nqevk:~# root@inx8nqevk:~#								^		
Figure 23. ssscli disconnect										

The ssscli tool uses the installed sss library (/usr/local/lib/libsssapisw.so) for communication with the secure element. In order to be able to connect with ssscli to a specific interface type (e.g. T1oI2C or JRCP) or secure element type (A71CH or SE05x) the ssslibrary needs to be compiled and installed with this specific interface/ secure element type selected in the compilation options. This can be done by recompiling the Plug & Trust middleware as shown in the third step of the <u>Appendix B</u> (Section 7.2).

10 Appendix B: Update Plug & Trust middleware

In this section it will be described the process needed for downloading, compiling and building a different Plug & Trust middleware version from the one preinstalled in the SD card image seen at <u>Section 5</u>.

10.1 Obtain the latest Plug & Trust middleware version

We need to compile the Plug & Trust middleware into the Linux software image we flashed before. Follow these steps:

- 1. Download latest version of the Plug & Trust middleware using this link.
- Connect to the board using a terminal application such as TeraTerm and run the ifconfig command to determine the IP address of your board as shown in <u>Figure 24</u>. We will use the board IP address to transfer the Plug & Trust middleware using the SCP protocol.



3. Download and install a file transfer software supporting SCP such as <u>WinSCP</u> in case you are using a Windows host machine.

4. **Windows host:** open WinSCP and configure the SCP connection as shown in <u>Figure 25</u>. The Host name corresponds to the IP address of the board obtained previously. Click on the *Login* button to establish the connection.

🖺 Login			- 🗆 X
New Site		Session Eile protocol: SCP Host name: 192.168.39.68 User name: root Save	Port number: 22 Password: Advanced
<u>I</u> ools ▼ Show Login dialog on sta	<u>M</u> anage ▼ rtup and when the last se	ession is closed	Close Help
✓ <u>S</u> how Login dialog on sta	rtup and when the last se		

5. Once the connection is established, you should see on the right pane the board file system and, on the left pane the file system of the host machine. It is recommended to delete the folder named *se05x_mw_vxxx* in order to avoid confusion. Navigate to the folder where you downloaded the Plug & Trust middleware package and then drag

AN13027

and drop the package to the right pane as shown in <u>Figure 26</u>. A copy of the Plug & Trust middleware file should now be in the /home/root folder of the board.

🗣 root - root@192.168.39.68 - WinSCP Local Mark Files Commands Session Op	intions Remote I	Help						
🕀 🎅 🎭 Synchronize 🗖 🥵 💽 🖗			• 👩 •					
root@192.168.39.68 × W New Session			: 10					
🕹 C: Disco local 🔹 🥶 🐨 🔹 👘		1 2 L	📕 root 🔹 🚰 🗸	👿 • 🛶 • → • 🖻 🝺 🕻	2	Find Files	P_	
📱 Upload 👻 📝 Edit 👻 💢 🕞 Prop				dit - 🗙 📝 🕞 Properties 📋		-	-	
\middleware\			/home/root/					
lame ^ Size Tyr Par <mark>⊈ se05x_mw_v03.00.00_2</mark> 64.0	pe rent directory	Changed 06/10/2020 14:31:30 29:07/2020 12:16:00	Name		8:16	Rights INVXT-XT-X INVXT-XT-X INV-T-T-T	Owner root root root	T.
.5 MB of 62.5 MB in 1 of 1			0 B of 62,5 MB in 0 of 2		ß	SCP -	Q 0:0	00:2

10.2 Build the Plug & Trust middleware

To build the Plug & Trust middleware, open the TeraTerm and follow the steps listed below:

1. Unzip the Plug & Trust middleware file that you have transferred to the board in <u>Section 10.1</u>.

Send unzip <middleware file name>.zip as shown in Figure 27.

COM11 - Tera Term VT File Edit Setup Control Window Help	-	×
<pre>botEins&ngewk:"# unzip selEx nu_v03.00.00_20200728_105951.zip creating: simu=top/pgcli/ creating: simu=top/pgcli/src/ creating: simu=top/pgcli/src/ creating: simu=top/pgcli/src/li/ inflating: simu=top/pgcli/src/li/cli_selEx.py inflating: simu=top/pgcli/src/sst/li/cli_selEx.py inflating: simu=top/pgcli/src/sst/li/cli_selEx.py inflating: simu=top/pgcli/src/sst/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_selEx.py inflating: simu=top/pgcli/src/sst/st/li_cli_src/sst</pre>		^
<pre>inflating: simu-top/pcli/src/sss/policy.pg inflating: simu-top/pcli/src/sss/policy.pg inflating: simu-top/pcli/src/sss/policy.pg inflating: simu-top/pcli/src/sss/policy.pg inflating: simu-top/pcli/src/sss/read.ld_list.pg inflating: simu-top/pcli/src/sss/prot.pg inflating: simu-top/pcli/src/sss/policy.pg inflating: simu-</pre>		~

- 2. A new folder called *simw-top* should have been created in the root directory. You can now create the middleware CMake projects for the board as shown in <u>Figure 28</u> :
 - (1) Navigate to the simw-top/scripts folder.

Send cd simw-top/scripts/.

(2) Send the command <code>python3 create_cmake_projects.py</code> and wait until the command is finished executing.

Note: This command may take a few seconds to complete.

	107	COMI	1 Taua	Term VT								×
	-	COMI	I - Tera	Term vi								
	File	Edit	Setup	Control	Window	Help						
1	_	-		simu-top/sc		24-P						
						reate_cnake_proje	icto pu					^
(2)	INFO-	nxonqev Hain	·Preproc	essing /hom	s# pythons с e/root/siнu-	reate_cHake_proj(top/ext/open6254; nen62541	статру /tools/schema/l	Noc II.a NodeSe	2 Minimal vel			
-	INFO:		:Generat	ina Code fo	r Backend: o	nen62541	20013/3CHERU/	operodinodeoe				
	INF0:	nain	:NodeSet	generat ion	code succes	sfully printed						
					/ 07/0							
	ttere Na	tive co	HDILATIO	_ OCTEV O.	nux for H/10	H using SCI2C stCrupto=OPENSSL	-DUest-iHVI inv		DO -DOMONE DUT			
					is GNU 8.3.		-DHOST = INAL INU	x -Doucou=oci	20 -DCUNKE_DOI	LU_ITFE=Debug		
					on is GNU 8.							
	Che	ck for	uorking	C compiler:	/usr/bin/cc /usr/bin/cc							
	Che	ick for	uorking	C compiler:	/usr/bin/co	uorks						
	Det	ect ing	C compil	er ABI info								
				er ABI info e features	- done							
				e features e features	- done							
	Che	ick for	uorkina	CXX compile	r: /usr/bin/	c++						
	Che	ck for	uorking	CXX compile	r: /usr/bin/	c++ uorks						
	Det	ect ing	СХХ сонр	iler ABI in	fo							
	Det	ect ing	СХХ сонр	iler ABI in	fo - done							
	Vet	ecting	СХХ сонр	ile feature ile feature	s e - dono							
			: Debug	TTE TEALUTE	s done							
	Fou	ind Open	SSL: /us	r/lib/libcr	upto.so (fou	nd version "1.1.:	(b")					
	For	ind: 7us	r/lib/li	bssl.so/usr	/lib/libcryp	to.so						
	CMA	KE_CXX	COMPILER	_ID = GNU								
	UNH	KE_SYS1	EH_NAHE ion: 3.1	= Linux								
			en name:									
				10-06T12:37	: 417							
		figurin										
		ierat ing										
	Bui	ild file	s have b	een written	to:/home/r	oot/simu-top_bui	ld/inx_native_a	7x_sci2c				
												~
												Ŧ

Figure 28. Create CMake projects for the board

3. Finally, compile and install the project as shown in Figure 29:

(1) Navigate to the folder where the project has been generated.
Send cd ../../simw-top_build/imx_native_se050_t1oi2c
(2) Build the project. This might take some time.
Send cmake --build .

Note: The default build configuration of the Plug & Trust middleware $\leq \vee 04.01.0 \times$ generates code for the OM-SE050ARD development board. You need to adapt the CMake settings in case you are using a different EdgeLock secure element

development board or a different secure element product IC. The settings are described in <u>Section 6</u>.

Note: in the default CMake configuration the SCP03 protocol is not active. How to enable Platform SCP is described in <u>Section 7</u>. (3) Install the project.

Send sudo make install




Figure 29. Build and install the project

(4) Refresh linker cache to let it find the newly installed libraries Send sudo ldconfig /usr/local/lib

EdgeLock SE05x Quick start guide with i.MX 8M

11 Legal information

11.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

11.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products products products applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based

on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security - Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

11.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

EdgeLock SE05x Quick start guide with i.MX 8M

Tables

Tab. 1.	EdgeLock SE05x development boards
Tab. 2.	i.MX 8M development kit details5
Tab. 3.	Wire connection OM-SE05xARD - i.MX 8M 6
Tab. 4.	CMake Settings for SE050E product
	variants17
Tab. 5.	CMake Settings for SE050F product
	variants17
Tab. 6.	CMake Settings for SE050 Previous
	Generation product variants17
Tab. 7.	CMake Settings for SE051 product variants 18
Tab. 8.	CMake Settings for A5000 product variants 19
Tab. 9.	Static SCP03 keys21

Tab. 10.	SCP03 session keys	21
Tab. 11.	Platform SCP key define prefix for SE050E product variants	24
Tab. 12.	Platform SCP key define prefix for SE050F	24
	product variants	25
Tab. 13.	Platform SCP key define prefix for SE050	
	Previous Generation product variants	25
Tab. 14.	Platform SCP key define prefix for SE051	
	product variants	25
Tab. 15.	Platform SCP key define prefix for A5000	
	product variants	25

EdgeLock SE05x Quick start guide with i.MX 8M

Figures

Fig. 1.	Connection between OM-SE05xARD and
	i.MX 8M boards6
Fig. 2.	Jumper configuration for i.MX 8M board7
Fig. 3.	Micro-SD card preparation with Win32 Disk
	Imager software9
Fig. 4.	Plug the power supply and connect the
	USB cable to your laptop10
Fig. 5.	Check that i.MX 8M board is recognized in
	Device Manager11
Fig. 6.	Open a TeraTerm serial connection12
Fig. 7.	Configure TeraTerm serial port connection12
Fig. 8.	Booting the i.MX 8M 13
Fig. 9.	Sign in the OS 14
Fig. 10.	Go to the Plug & Trust middleware test
	example directory15
Fig. 11.	Run se05x_minimal test example
Fig. 12.	SPC03 mutual authentication – principle22
Fig. 13.	SPC03 Encryption and MACing principle 22
Fig. 14.	Default Platform SCP keys are defined in
	ex_sss_tp_scp03_keys.h23
Fig. 15.	Select the acutal Platform SCP keys in
	infsl_sss_ftr.h.in24

Fig. 16.	EdgeLock SE05xPlatform SCP plain text key file	26
Fig. 17.	SE050E CMake Settings - PlatformSCP enabled	
Fig. 18.	Run se05x_minimal example with platformSCP enabled - SCP keys defined	
Fig. 19.	in the Plug & Trust middleware source Run se05x_minimal example with platformSCP enabled - SCP keys defined	27
	in a text file	28
Fig. 20.	Start the ssscli tool	
Fig. 21.	Close an already openned session	30
Fig. 22.	ssscli info	
Fig. 23.	ssscli disconnect	31
Fig. 24.	Obtain board IP address	32
Fig. 25.	Connect to the board using SCP with	
	WinSCP	33
Fig. 26.	Copy the middleware to the board	34
Fig. 27.	Unzip the middleware	35
Fig. 28.	Create CMake projects for the board	36
Fig. 29.	Build and install the project	37

AN13027 Application note

EdgeLock SE05x Quick start guide with i.MX 8M

Contents

1	How to use this document	3
2	Hardware required	
3	Boards setup	6
4	Software setup	8
4.1	Micro-SD card preparation	8
4.2	Drivers	9
4.3	Terminal setup	11
4.4	Booting the i.MX 8M	
5	Run preinstalled Plug & Trust middleware	
	test examples	15
6	Product specific CMake build settings	
6.1	Example: SE050E CMake build settings	
7	Binding EdgeLock SE05x to a host MCU/	
	MPU using Platform SCP	20
7.1	Introduction to the Global Platform Secure	
	Channel Protocol 03 (SCP03)	20
7.2	How to configure the product specific	
	default Platform SCP keys	22
7.2.1	Defining the deault Platfrom SCP keys in	
	the Plug & Trust middleware source code	22
7.2.2	Defining the deault Platfrom SCP keys in a	
	text file	25
7.3	How to enable Platform SCP in the CMake-	
	based build system	26
8	Manage access from multiple Linux	
	processes to the EdgeLock SE05x	29
9	Appendix A: Using the ssscli tool	30
10	Appendix B: Update Plug & Trust	
	middleware	32
10.1	Obtain the latest Plug & Trust middleware	
	version	32
10.2	Build the Plug & Trust middleware	34
11	Legal information	38

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2022.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 September 2022