Application note

Document information

Information	Content
Keywords	SPI-bus, PCA9959, RGB and White LEDs, 24-channel x 6-bit brightness, 64 grids for gradation control.
Abstract	This document describes the PCA9959 programming guide which is the supporting document for the 24-channel SPI serial bus 63 mA/5.5 V constant current LED driver PCA9959



PCA9959 programming guide

Revision history

Rev	Date	Description
v.1.0	20200817	Initial version

1 Introduction

The PCA9959 is a daisy-chain SPI-compatible 4-wire serial bus controlled 24-channel constant preset current LED driver optimized for dimming and blinking 63 mA Red/Green/ Blue/Amber (RGBA) LEDs.

PCA9959 supports up to four groups of LED gradation control, with each LED channel assigned to one of groups. For each group, PCA9959 supports 64-grid brightness control, with the time duration of each grid adjustable from 2.5 μ s to 1 ms. Each LED output can be off, on, set at its individual preset current value within each grid. Once gradation control enabled, PCA9959 will automatically change each LED preset current with the setup from grid0 to grid63, once finished, it can hold at grid63 or repeat from grid0 as configured.

This programming guide provides step by step instructions to configure all related registers and build up 8 grids and 8 LED channel gradation demo source code.

2 8 grids and 8 LED gradation demo source code

The following sections explain how to create the source code using 8 grids and 8 LED channels to do an LED gradation demo.

2.1 General registers setting

• GRID_DUR (08h): Grid duration control register.

Bit[7:6] = 11b: Time step -> 20us Bit[5:0] = 0x18: DURCNT = 24 Code: GRID DUR reg = 0xd8;

SPI_Write(GRID_DUR_W,GRID_DUR_reg);

• SIDE_CTL(0Ah): Side control register

Bit[7] = 0b: Side 0 to be written.

Bit[6] = 0b: Side 0 to be executed.

Code:

SIDE_CTL_reg = 0x00;

SPI_Write(SIDE_CTL_W,SIDE_CTL_reg);

• PAGE_SEL(0Bh): Page select register Bit[7] = 0b: Choose page 0 to access register 0x20 to 0x7F.

Code:

PAGE_SEL_reg = 0x00;

SPI_Write(PAGE_SEL_W,PAGE_SEL_reg);

2.2 GDxx_Gy (20h – 5Fh): GRID and Group registers setting

• GD0_Gy (20h): GRID0 and Group register.

Bit[7:6] = 00b: LEDs in Group 3 is OFF.

- Bit[5:4] = 00b: LEDs in Group 2 is OFF.
- Bit[3:2] = 01b: LEDs in Group 1 drives preset currents in CHx_CFG3 register.

© NXP B.V. 2020. All rights reserved.

PCA9959 programming guide

Bit[1:0] = 00b: LEDs in Group 0 is OFF. Code:

 $GRID0_reg = 0x04;$

SPI_Write(GRID0_W,GRID0_reg);

• GD1-7_Gy (21h – 27h): GRID1-7 and Group register. Uses same settings and below code. Code:

GRID2_reg = 0x04;

SPI_Write(GRID2_W,GRID2_reg);

GRID3_reg = 0x04;

SPI_Write(GRID3_W,GRID3_reg);

 $GRID4_reg = 0x04;$

SPI_Write(GRID4_W,GRID4_reg);

 $GRID5_reg = 0x04;$

SPI_Write(GRID5_W,GRID5_reg);

GRID6_reg = 0x04;

SPI_Write(GRID6_W,GRID6_reg);

GRID7_reg = 0x04;

SPI_Write(GRID7_W,GRID7_reg);

2.3 Page_SEL (0Bh): Page select register

• PAGE_SEL(0Bh): Page select register

Bit[7] = 1b: Choose page 1 to access register 0x20 to 0x7F. Code:

PAGE_SEL_reg = 0x80;

SPI_Write(PAGE_SEL_W,PAGE_SEL_reg);

2.4 CHx_CFGy (20h – 7Ah): LED channel configuration registers

 CH0_CFG1(20h): LED CH0 configuration register byte 1 Bit[2:1] = 01b: LED CH0 is assigned to Group 1. Bit[0] = 1b: LED CH0 enable Code:

CH0_CFG1_reg = 0x03;

SPI_Write(CH0_CFG1_W,CH0_CFG1_reg);

• CH0_CFG2(21h): LED CH0 configuration register byte 2 Bit[5:0] = 0x0b: LED CH0 preset current setting 1. Code:

CH0_CFG2_reg = 0x0b;

SPI_Write(CH0_CFG2_W,CH0_CFG2_reg);

AN12936

PCA9959 programming guide

• CH0_CFG2(22h): LED CH0 configuration register byte 3 Bit[5:0] = 0x2c: LED CH0 preset current setting 2. Code:

CH0_CFG2_reg = 0x2c;

SPI_Write(CH0_CFG2_W,CH0_CFG2_reg);

• CH0_CFG2(23h): LED CH0 configuration register byte 4 Bit[5:0] = 0x04: LED CH0 preset current setting 3. Code:

CH0_CFG2_reg = 0x04;

SPI_Write(CH0_CFG2_W,CH0_CFG2_reg);

• CH1-7_CFG1-4 (24h – 3Fh): LED CH1-7 configuration register Repeat same settings for LED channel 1-7.

LED CH1-7: enable

preset current setting 1 = 0x0b

preset current setting 2 = 0x2c

preset current setting 3 = 0x04

2.5 GRD_CTL (09h): Run demo by setting Gradation control register

• GRID_DUR (09h): Gradation control register Bit[7] = 1b: Gradation starts from Grid0 Bit[6] = 1b: Recurrence mode Code:

GRD_CTL_reg = 0xc0;

SPI_Write(GRD_CTL_W,GRD_CTL_reg);

2.6 Complete 8 grids and 8 LED gradation demo source code

```
* @brief main routine for PCA9959 LED controller
* @function 8 grids and 8 LED gradation demo source code
* @return Function should not exit.
                                 *******************
int main(void)
SystemCoreClockUpdate();
/* Initialize board and chip */
Board Init();
/* SPI initialization */
Init SPI PinMux();
/* Setup SPI controllers */
setupMaster();
/***** General register settings *****/
/* Set Grid duration control = 500uS (20uS * 25) */
GRID DUR reg = 0xd8;
SPI Write (GRID DUR W, GRID DUR reg);
/* Set Side control = Side 0 */
SIDE CTL reg = 0x00;
```

AN12936

© NXP B.V. 2020. All rights reserved

PCA9959 programming guide

```
SPI Write(SIDE CTL W, SIDE CTL reg);
/* Set Page select = Page 0 *7
PAGE SEL reg = 0 \times 00;
SPI Write (PAGE SEL W, PAGE_SEL_reg);
/***** Page 0 Group LED configuration settings *****/
/* GRID0 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRIDO reg = 0 \times 04;
SPI Write (GRID0 W, GRID0 reg);
/* GRID1 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRID1 reg = 0 \times 04;
SPI Write (GRID1 W, GRID1 reg);
/* GRID2 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRID2 reg = 0 \times 04;
SPI Write (GRID2 W, GRID2 reg);
/* GRID3 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRID3 reg = 0 \times 04;
SPI Write (GRID3 W, GRID3 reg);
/* GRID4 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRID4 reg = 0 \times 04;
SPI Write (GRID4 W, GRID4 reg);
/* GRID5 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRID5 reg = 0 \times 04;
SPI Write (GRID5 W, GRID5 reg);
/* GRID6 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRID6 req = 0 \times 04;
SPI Write (GRID6 W, GRID6 reg);
/* GRID5 setting:
LEDs in Group 0: OFF
LEDs in Group 1: Using preset current 2
LEDs in Group 2: OFF
LEDs in Group 3: OFF */
GRID7 reg = 0 \times 04;
```

AN12936

PCA9959 programming guide

```
SPI Write(GRID7 W,GRID7 reg);
/* Set Page select = Page 1 */
PAGE SEL reg = 0 \times 80;
SPI Write (PAGE SEL W, PAGE SEL reg);
/***** Page 1 LED channel configuration settings *****/
/* LED Channel 0 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH0 CFG1 reg = 0x03;
SPI Write (CH0 CFG1 W, CH0 CFG1 reg);
/* LED Channel 0 Configuration setting 2
LED CH0 preset current 1: 0x0b */
CH0 CFG2 reg = 0 \times 0b;
SPI Write (CHO CFG2 W, CHO CFG2 reg);
/* LED Channel 0 Configuration setting 3
LED CH0 preset current 2: 0x2c */
CH0 CFG3 reg = 0x2c;
SPI Write (CH0 CFG3 W, CH0 CFG3 reg);
/* LED Channel 0 Configuration setting 4
LED CH0 preset current 1: 0x04 */
CH0 CFG4 reg = 0 \times 04;
SPI Write (CH0 CFG4 W, CH0 CFG4 reg);
/* LED Channel 1 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH1 CFG1 reg = 0 \times 03;
SPI Write (CH1 CFG1 W, CH1 CFG1 reg);
/* LED Channel 1 Configuration setting 2
LED CH0 preset current 1: 0x0b */
CH1 CFG2 reg = 0 \times 0b;
SPI Write (CH1 CFG2 W, CH1_CFG2_reg);
/* LED Channel 1 Configuration setting 3
LED CH0 preset current 2: 0x2c */
CH1 CFG3 req = 0x2c;
SPI Write (CH1 CFG3 W, CH1 CFG3 reg);
/* LED Channel 1 Configuration setting 4
LED CH0 preset current 1: 0x04 */
CH1_CFG4_reg = 0x04;
SPI_Write(CH1_CFG4_W,CH1_CFG4_reg);
/* LED Channel 2 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH2 CFG1 req = 0 \times 03;
SPI Write (CH2 CFG1 W, CH2 CFG1 reg);
/* LED Channel 2 Configuration setting 2
LED CH0 preset current 1: 0x0b */
CH2\_CFG2\_reg = 0x0b;
SPI_Write(CH2_CFG2_W,CH2_CFG2_reg);
/* LED Channel 2 Configuration setting 3
SPI
LED CH0 preset current 2: 0x2c */
CH2 CFG3 reg = 0x2c;
SPI Write (CH2 CFG3 W, CH2 CFG3 reg);
/* LED Channel 2 Configuration setting 4
LED CH0 preset current 1: 0x04 */
CH2 CFG4 reg = 0 \times 04;
SPI_Write(CH2_CFG4_W,CH2_CFG4_reg);
/* LED Channel 3 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH3 CFG1 reg = 0 \times 03;
```

AN12936

© NXP B.V. 2020. All rights reserved.

PCA9959 programming guide

```
SPI Write(CH3 CFG1 W,CH3 CFG1 reg);
/* LED Channel 3 Configuration setting 2
LED CH0 preset current 1: 0x0b */
CH3 CFG2 reg = 0 \times 0b;
SPI Write (CH3 CFG2 W, CH3 CFG2 reg);
/* LED Channel 3 Configuration setting 3
LED CH0 preset current 2: 0x2c */
CH3 CFG3 reg = 0x2c;
SPI Write (CH3_CFG3_W, CH3_CFG3_reg);
/* LED Channel 3 Configuration setting 4
LED CH0 preset current 1: 0x04 */
CH3 CFG4 reg = 0 \times 04;
SPI Write(CH3 CFG4 W,CH3_CFG4_reg);
/* LED Channel 4 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH4 CFG1 reg = 0x03;
SPI Write (CH4 CFG1 W, CH4 CFG1 reg);
/* LED Channel 4 Configuration setting 2
LED CH0 preset current 1: 0x0b */
CH4 CFG2 reg = 0 \times 0b;
SPI Write (CH4 CFG2 W, CH4 CFG2 reg);
/* LED Channel 4 Configuration setting 3
LED CH0 preset current 2: 0x2c */
CH4 CFG3 reg = 0x2c;
SPI Write (CH4 CFG3 W, CH4 CFG3 reg);
/* LED Channel 4 Configuration setting 4
LED CH0 preset current 1: 0x04 */
CH4 CFG4 reg = 0 \times 04;
SPI Write (CH4 CFG4 W, CH4 CFG4 reg);
/* LED Channel 5 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH5 CFG1 reg = 0 \times 03;
SPI Write (CH5 CFG1 W, CH5 CFG1 reg);
/* LED Channel 5 Configuration setting 2
LED CH0 preset current 1: 0x0b */
CH5_CFG2_reg = 0x0b;
SPI Write (CH5 CFG2 W, CH5 CFG2 reg);
/* LED Channel 5 Configuration setting 3
LED CH0 preset current 2: 0x2c */
CH5 CFG3 reg = 0x2c;
SPI Write (CH5 CFG3 W, CH5 CFG3 req);
/* LED Channel 5 Configuration setting 4
LED CH0 preset current 1: 0x04 \,\star/
CH5 CFG4 reg = 0 \times 04;
SPI_Write(CH5_CFG4_W,CH5_CFG4_reg);
/* LED Channel 6 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH6 CFG1 reg = 0 \times 03;
SPI Write (CH6 CFG1 W, CH6 CFG1 req);
/* LED Channel 6 Configuration setting 2
LED CH0 preset current 1: 0x0b */
CH6 CFG2 reg = 0 \times 0b;
SPI Write (CH6 CFG2 W, CH6 CFG2 reg);
/* LED Channel 6 Configuration setting 3
LED CH0 preset current 2: 0x2c */
CH6 CFG3 reg = 0x2c;
SPI Write (CH6 CFG3 W, CH6 CFG3 reg);
```

Application note

AN12936

© NXP B.V. 2020. All rights reserved

PCA9959 programming guide

```
/* LED Channel 6 Configuration setting 4
LED CH0 preset current 1: 0x04 */
CH6 CFG4 reg = 0 \times 04;
SPI Write (CH6 CFG4 W, CH6 CFG4 reg);
/* LED Channel 7 Configuration setting 1
LED CH0: enable
LED CH0 group configuration: Group 1 */
CH7 CFG1 reg = 0x03;
SPI Write (CH7 CFG1 W, CH7 CFG1 reg);
/* LED Channel 7 Configuration setting 2
LED CH0 preset current 1: 0x0b \,\star/
CH7_CFG2_reg = 0x0b;
SPI_Write(CH7_CFG2_W,CH7_CFG2_reg);
/* LED Channel 7 Configuration setting 3
LED CH0 preset current 2: 0x2c */
CH7 CFG3 req = 0x2c;
SPI Write (CH7 CFG3 W, CH7 CFG3 reg);
/* LED Channel 7 Configuration setting 4
LED CH0 preset current 1: 0x04 \,\star/
CH7_CFG4_reg = 0x04;
SPI Write(CH7 CFG4 W,CH7 CFG4 reg);
/***** Start LED gradation demo *****/
/* GRD EN: 1 (Gradation starts from Grid0)
GRD MODE: 1 (Recurrence mode) */
GRD CTL reg = 0xc0;
SPI Write (GRD CTL W, GRD CTL reg);
while (1)
{
}
return 0;
}
```

PCA9959 programming guide

3 Legal information

3.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

3.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — While NXP Semiconductors has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP Semiconductors accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

3.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

NXP Semiconductors

AN12936

Contents

Introduction	
	3
General registers setting	3
GDxx Gy (20h – 5Fh): GRID and Group	
	3
č	
CHx CFGy (20h – 7Ah): LED channel	
_ , , ,	4
GRD CTL (09h): Run demo by setting	
	5
Complete 8 grids and 8 LED gradation demo	
	5
Legal information	10
	Introduction

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 August 2020 Document identifier: AN12936