AN12770 Migration Guide from i.MX 8X B0 to i.MX 8X C0 Rev. 1 – 22 March 2023

Application note

Document information

Information	Content
Keywords	i.MX 8X, C0 Migration Guide, i.MX 8X B0
Abstract	This application note introduces the major considerations required to migrate from i.MX 8X B0 to i.MX 8X C0, including i.MX 8QuadXPlus, i.MX 8DualXPlus, and i.MX 8DualX.



1 Introduction

1.1 Purpose

This application note introduces the major considerations required to migrate from i.MX 8X B0 to i.MX 8X C0, including i.MX 8QuadXPlus, i.MX 8DualXPlus, and i.MX 8DualX.

To distinguish between i.MX 8X B0 and i.MX8X C0 parts, users can check the last letter of the part number, which indicates the silicon reversion. For example, MiMX8QX6AVLFZAB indicates that it is i.MX 8X B0 part, while MiMX8QX6AVLFZAC indicates that it is i.MX 8X C0 part.

1.2 Scope

The i.MX 8X C0 fixes most of the errata reported on i.MX 8X B0. The major changes include:

- **Imaging/ISI**: The same functionality as B0 with optimization on the image stream flow control and performance improvement. Bug fixes to enhance the IP and system use case operating quality.
- DRC: Bug fixes for derating logic and shorten the DDR3 ECC boot time.
- **DPLL**: Bug fixes to resolve the PLL lock issue at cold temperature and some other issues. Programming sequence changed.
- **DB**: Bug fix for TDM QoS mechanism is broken when HW clock gating is enabled
- SCU: Several bug fixes. Add the ability to wake up from the SNVS ON/OFF key in KS1(LLS), Improve SNVS startup time on LDO.
- **DC**: Bug fixes for PRG on the fly bypass switch issue.
- GPU: Fix OpenCV and Vulkan conformance issues.
- **VPU**: Enhancement for encoder and decoder using different reset signal
- MIPI_CSI: Several enhancements, including align RAW8 format in MIPI_CSI reformatter with ISI.
- MIPI DSI: Bug fixes to resolve MIPI DSI CRC issue for LP DCS long write.
- USB: Several bug fixes, including fix for ISO out queue issue.
- **TOP**: Several bug fixes, including fix for display write-back feature.
- ROM: Several bug fixes, including reset SECO timer if SD/MMC initialization takes too long.

For a detailed description of the complete change list, see <u>Section 2.2</u>.

1.3 Audience

This document is intended for system integrators and software developers migrating from the platforms based on i.MX 8X B0 to i.MX 8X C0.

2 Feature change summary

2.1 BSP support

The i.MX 8X C0 is now supported by the L4.14.98_2.3.0 BSP release.

2.2 Change list

This section summarizes the changes of the i.MX 8X C0 with respect to the i.MX 8X B0.

Table 1. Change list of i.MX 8X C0

Subsystem	Changes/Issue fixed in C0	Related Errata/ Enhancement	SW migration impact	HW migration impact
Imaging/ISI	ISI stream flow control problem. ISI does not have any built-in mechanism for controlling the AXI transaction frequency	e50066	Driver update	None
	ISI Virtual channel issue with 4 camera, 4 cameras can't be supported well	e50058	Driver update	None
	When ISI is programmed to do scaler on 2 adjacent channels, image on the second channel is corrupted. There are some empty lines inserted every 16 lines.	e50067	Driver update	None
DRC	DDR3 ECC boot time over 50 ms. This issue does not meet auto customer application requirement for DDR3 ECC boot.	e50054	See Enabling DDR3L ECC Quick Boot Feature on i.MX 8Quad XPlus C0 (document <u>AN13885</u>)	None
	Derating logic does not consider the System Temperature when Derating is Enabled	e50125	SCFW (dcd) update	None
DPLL	At cold temperatures, the DPLL does not lock for some parts. Switch DPLL phase detector to a phase frequency hybrid structure. Saturation logic broken in DPLL integrator preventing reset and lock if saturated.	e50061	SCFW update	None
SCU	 SNVS startup on LDO is too slow SNVS_ANA LDO regulator fix The VBAT_POR_B signal, which is the SNVS DGO domain reset, is included in the logic which provides the POR signal to the DSC. 	e50056	None	None
DC	PRG on the fly bypass switch issue. De-rate the PRG AXI channel clock from 400 MHz to 375 MHz to meet the STA of the ECO.	e50060	Driver and SCFW update	None
GPU	OpenCV and Vulkan conformance issue. Modified the GPU revision number for SW identification	e50057	Driver update	None
VPU	VPU encoder and decoder use different reset signal from DSC in different power domain.	enhancement	SCFW update	None
MIPI CSI	CSI generates the ODD/EVEN signal according to the incoming start of frame package.	enhancement	Driver update	None
	Align RAW8 format in MIPI_CSI reformatter with ISI	enhancement	None	None
MIPI_DSI	MIPI DSI CRC issue for LP DCS long write	e11439	None	None
	NXP USB2 ISO OUT issue in device mode.	e50141	None	None
Connectivity	USB3: Multiple DMA write transfer complete interrupts are generated before final write-access handshake to the AXI bus	e50147	None	None
	USB3: TRB OUT endpoints transfer blockage and performance delays	e50149	Driver update	None

Subsystem	Changes/Issue fixed in C0	Related Errata/ Enhancement	SW migration impact	HW migration impact
	USB3: Port Configuration Response is not compliant with the USB compliance TD 7.17 test case	e50115	None	None
	The impact of the temperature sensor turning on and off in its normal operation couples and corrupts other analog blocks through top-level metal coupling.	e50055	None	None
Тор	Display write back feature is broken due to the pixel link receiver address tied-off. With this fix, application can allocate the write-back to different LVDS.	e50059	None	None
	Chip ID must be a new value for C0 rev. by updating the JTAG ID for C0 as 0x2890201D	N/A	Driver and SCFW update	None

Table 1. Change list of i.MX 8X C0...continued

Table 2. Change list of i.MX 8X C0 ROM

Related Errata/ Enhancement	Changes/Issue fixed in C0	SW migration impact	HW migration impact
e50108	Reset SECO timer if SD/MMC initialization taking too much time to fix boot failure issue	None	None
e50052	NAND boot fails when image header points to an unprogrammed block	None	None
e50053	USB HID device cannot be re-enumerated successfully after an unplug/plug USB cable operation	None	None
Enhancement	Support new eMMC boot scenario: Normal Boot from eMMC boot partitions	Driver update	None
Enhancement	Using CM4 self-reset to issue warm reset instead of WDOG reset	None	None
Enhancement	Update DPLL lock sequence	None	None
N/A	Update SCU ROM version to 1.3	SCFW update	None

2.3 Software changes

For software changes to bring up i.MX 8X C0, the main aspects are listed below. However, the driver update for all modules in the change list is not included here. It will be included in the BSP release L4.14.98_2.3.0.

For other unchanged parts, see the i.MX 8X Linux User Guide.

SCFW

Use SCFW Porting Kit 1.3.0 and later version.

Compile the SCFW with "R=b0" option. It dynamically supports i.MX 8X B0/C0.

- Register Programming Aid (RPA)/DCD
 - The most recent RPA should be used.

For B0 silicon: 'MR4 manual de-rate workaround for errata e050125' should be set to 'Apply MR4 manual derate workaround' for SCFW workaround.

For C0 silicon. 'MR4 manual de-rate workaround for errata e050125' can be set to 'Do not apply any MR4 manual de-rate workaround' for SCFW workaround. However, the user can continue using **Apply MR4**

manual de-rate workaround if they desire to maintain backward compatibility with B0 silicon as applying the de-rate workaround also functions with C0.

SECO FW

Use the SECO FW v2.5.4 for C0 and later version. The SECO FW has two separated version for i.MX 8X B0 and C0, naming as "mx8qxb0-ahab-container.img"

and "mx8qxc0-ahab-container.img". Use the one for C0.

U-boot

Two patches are needed based on L4.14.98_2.0.0_ga version.

1. The following patch adds RevC information.

```
[PATCH] MLK-22711-1 show RevC instead of Rev? at boot log
Add REVC information.
 arch/arm/include/asm/arch-imx/cpu.h | 1 +
 arch/arm/mach-imx/imx8/cpu.c
                                      | 2 ++
 2 files changed, 3 insertions(+)
diff --qit a/arch/arm/include/asm/arch-imx/cpu.h b/arch/arm/include/asm/
arch-imx/cpu.h
index 05d48f6..ae5d02f 100644
--- a/arch/arm/include/asm/arch-imx/cpu.h
+++ b/arch/arm/include/asm/arch-imx/cpu.h
00 -67,6 +67,7 00
 #define CHIP REV A
                       0 \times 0
 #define CHIP REV B
                       0x1
+#define CHIP REV C
                        0 \times 2
 #define BOARD REV 1 0
                                  0 \times 0
 #define BOARD REV 2 0
                                  0x1
diff --qit a/arch/arm/mach-imx/imx8/cpu.c b/arch/arm/mach-imx/imx8/cpu.c
index 2f4af58..2cda814 100644
--- a/arch/arm/mach-imx/imx8/cpu.c
+++ b/arch/arm/mach-imx/imx8/cpu.c
00 -81,6 +81,8 00 const char *get imx8 rev(u32 rev)
  return "A";
  case CHIP REV B:
  return "B";
+ case CHIP REV C:
  return "C";
  default:
   return "?";
  }
```

 The following patch is related to i.MX 8X C0 ROM enhancement "Support new eMMC boot scenario: Normal Boot from eMMC boot partitions". This boot scenario requires that bootloader image is stored at offset 0 of eMMC boot partitions. Therefore, this patch is needed to update bootloader image's offset from 32 kB to 0 when using fastboot protocol in U-boot to download image into eMMC boot partitions.

```
[PATCH] MLK-22711-2: fastboot: emmc: update bootloader to offset 0
for RevC QXP chip
ROM update emmc offset to 0.
previous B0 is 32K.
---
drivers/usb/gadget/f_fastboot.c | 2 +-
```

AN12770

AN12770

Migration Guide from i.MX 8X B0 to i.MX 8X C0

```
1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/usb/gadget/f_fastboot.c b/drivers/usb/gadget/
f_fastboot.c
index df8b537..eb1a06d 100644
--- a/drivers/usb/gadget/f_fastboot.c
+++ b/drivers/usb/gadget/f_fastboot.c
@@ -797,7 +797,7 @@ static ulong bootloader_mmc_offset(void)
{
    if (is_imx8mq() || is_imx8mm() || (is_imx8() && is_soc_rev(CHIP_REV_A)))
    return 0x8400;
- else if (is_imx8qm()) {
    + else if (is_imx8qm() || (is_imx8qxp() && !is_soc_rev(CHIP_REV_B))) {
        if (MEK_8QM_EMMC == fastboot_devinfo.dev_id)
        /* target device is eMMC boot0 partition, bootloader offset is 0x0 */
        return 0x0;
--
```

Linux Kernel

No changes based on L4.14.98_2.0.0_ga version.

Release

Currently i.MX 8QuadXPlus C0 BSP release L4.14.98_2.3.0 is available under the following link: https://www.nxp.com/webapp/Download?colCode=L4.14.98_2.3.0_MX8QXP&appType=license For the release note, see the following link: https://www.nxp.com/webapp/Download?colCode=L4.14.98_2.3.0_LINUX_DOCS

2.4 Hardware changes

No hardware changes for i.MX 8X C0 migration.

3 Note about the source code in the document

Example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2022 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

4 Revision history

Revision number	Date	Substantive changes
0	March 2020	Initial release
1	22 March 2023	Added AN13885 link for errata e50054 in Section 2.2

AN12770

Migration Guide from i.MX 8X B0 to i.MX 8X C0

Contents

1	Introduction	2
1.1	Purpose	2
1.2	Scope	2
1.3	Audience	2
2	Feature change summary	2
2.1	BSP support	2
2.2	Change list	2
2.3	Software changes	4
2.4	Hardware changes	6
3	Note about the source code in the	
	document	6
4	Revision history	7

© 2023 NXP B.V.