**AN12368** NTAG 5 link - I<sup>2</sup>C master mode Rev. 1.0 — 9 January 2020 530610

Application note COMPANY PUBLIC

#### **Document information**

Information	Content
Keywords	NTAG 5 I2C master mode, NTP5332, NTA5332, sensor, memory, I2C slaves
Abstract	NTP5332 and NTA5332 can act as a transparent I2C channel. NFC enabled devices can exchange data with I2C slaves without the help of an $\mu$ C.



#### Revision history

Rev	Date	Description
v.1.0	20200109	First official released version

NTAG 5 link - I<sup>2</sup>C master mode

## **1** Abbreviations

Table 1. Abbreviations				
Acronym	Description			
l <sup>2</sup> C	Inter-IC communication			
IC	Integrated Circuit			
MCU	Microcontroller unit			
NFC	Near Field Communication			
POR	Power On Reset			
VCD	Vicinity Coupling Device			
VICC	Vicinity Integrated Circuit Card			

## 2 Introduction

This document describes NTAG 5 link (NTP5332) and NTAG 5 boost (NTA5332) [Data sheet] capabilities of  $I^2C$  master mode.

This mode enables a transparent  $I^2C$  master channel between NFC and  $I^2C$  interfaces. NTAG 5 can <u>power [Application note]</u> and act as <u> $I^2C$  Master</u> for any  $I^2C$  slave device (e.g. sensor, external memory, LCD etc.) without a need of an MCU.

### 2.1 Potential applications

"Sensor IC":

- Draw power from the NFC reader to supply sensors
- Configure sensors with an NFC enabled device
- Read out sensor information without an MCU
- Send the sensor data to the cloud "Memory tag"

"Memory IC":

- Extend memory size to your needs
- Draw power from the NFC reader to supply external I<sup>2</sup>C memory
- Write Configuration data to the memory during production
- · Read trace logs for maintenance or complaint handling

## **3** I<sup>2</sup>C Master functionality

 $I^2C$  Master communication is initiated by RF interface. RF can initiate a READ or WRITE transaction to external  $I^2C$  slaves. SRAM is used as intermediate storage of data (V<sub>CC</sub> supply on NTAG 5 needed).

Session registers reflect the status of  $I^2C$  Master transaction. Therefore an RF reader has to poll for the status bits related to  $I^2C$  Master to know the status of the current  $I^2C$  transaction.

Hints:

- Energy harvesting functionality can be used as power source [Application note].
- Maximum of 256 bytes/transactions can be sent/read at once.

#### Preconditions:

- 1. NTAG 5 must be the <u>only</u>  $I^2C$  master acting device on the  $I^2C$ -bus
- 2. NTAG 5 must be  $V_{CC}$  powered
- 3. USE\_CASE\_CONF in CONFIG\_1 must be set to 01b (I<sup>2</sup>C master)
- 4. SRAM needs to be enabled.

### 3.1 I<sup>2</sup>C Master relevant registers

Table 2. Configuration registers - for I <sup>2</sup> C Maste	Table 2.	Configuration	registers	- for I <sup>2</sup> C	Master
---	----------	---------------	-----------	------------------------	--------

NFC	l <sup>2</sup> C	Byte 0	Byte 1	Byte 2	Byte 3	Description
ACh	10ACh	I2C_M_S_ ADD_REG	I2C_M_LEN_ REG	RFU	RFU	I <sup>2</sup> C Master Configuration
ADh	10ADh	I2C_M_ STATUS_REG	RFU	RFU	RFU	l <sup>2</sup> C status Register

Below values have to be written in configuration memory to take effect after POR or Soft Reset.

#### Table 3. Configuration registers

NFC	l <sup>2</sup> C	Byte 0	Byte 1	Byte 2	Byte 3
3Eh	103Eh	I2C_SLAVE_ ADDR	I2C_SLAVE_ CONFIG	I2C_MASTER_ LOW	I2C_MASTER_ HIGH

## 3.2 NFC command set for I<sup>2</sup>C Master

#### Table 4. NFC command set for I<sup>2</sup>C Master

Command Code	ISO/IEC 15693 command class.	NFC Forum T5T	Command name
D4h	Custom	Not defined	WRITE I2C
D5h	Custom	Not defined	READ I2C

READ  $I^2C$  and WRITE  $I^2C$  commands use as per  $I^2C$  specification the 7-bit addressing. R/W bit is set automatically by NTAG 5.

AN12368 Application note COMPANY PUBLIC

## 3.3 I<sup>2</sup>C Baud rate configuration

 $\ensuremath{\mathsf{I2C}\_\mathsf{MASTER}\_SCL\_LOW}$  and  $\ensuremath{\mathsf{I2C}\_\mathsf{MASTER}\_SCL\_HIGH}$  are the coefficients and can be calculated by below formula.


$$I2C\_Master\_SCL\_HIGH = \frac{Duty\_Cycle \times 6,78MHz}{I2C\_Frequency} - 5$$
(1)

$$I2C\_Master\_SCL\_LOW = \frac{(1 - Dut y\_Cycle) \times 6,78MHz}{I2C\_Frequency}$$
(2)

Example:


400 kHz of  $I^2C$  frequency with duty cycle of 50 %.

- Duty\_Cycle = 0.53
- I2C\_Frequency = 400 kHz
- I2C\_MASTER\_SCL\_HIGH =  $(0.53 \times 6.78 \times 10^6 / 400 \times 10^3) 5$
- I2C\_MASTER\_SCL\_HIGH = 9 5 = 4
- I2C\_MASTER\_SCL\_LOW = 0.53 \* 6.78 \* 10<sup>6</sup> /400 \*10<sup>3</sup>
- I2C\_MASTER\_SCL\_LOW = 7



AN12368


NTAG 5 link - I<sup>2</sup>C master mode



## 4 Implementation hints

## 4.1 I<sup>2</sup>C Repeated START communication

To shorten or to speed up the  $I^2C$  communication, STOP condition can be left out for some  $I^2C$  devices. It is often used where there is a need to first address the device and then read back values from the same device right away.



 $I^2C$  Repeated START can be generated by  $I^2C$  Master, when  $I^2C\_M\_RS\_EN = 1b$ .

## 4.2 I<sup>2</sup>C Master Data Length

How much data was sent over  $I^2C$  in the <u>last</u> transaction (read or write), is reflected in I2C\_M\_LEN\_REG byte.

#### 4.3 Watch dog timer

This status bit reflects if WDT expired in the last transaction. This bit resets automatically, when new transaction is triggered. Watchdog Timer unlocks I<sup>2</sup>C, if NTAG is holding SDA down (both Master and Slave modes).

If WDT\_EN = 1b (0b disables WDT):

- WDT Start:
  - WDT start at every memory access is initiated.
- WDT Stop:
  - WDT expires
  - $-I^2C_IF_LOCKED = 0$
  - I2C Reset.

WDT is not set or reset for register access.


## 5 Example application

For the reference application with source code refer to [Application Note].

In following example application, NTAG 5 is configured as the  $I^2C$  Master. NTAG 5 can also provide RF harvested energy (Energy harvesting) [Application Note]. Configured as  $I^2C$  Master, NTAG 5 link provides Clock (SCL) to the  $I^2C$ -bus.

Following devices are used:

Device	Role	Description	I <sup>2</sup> C command showcase	I <sup>2</sup> C address	Description
NTAG 5	I <sup>2</sup> C Master	In an I <sup>2</sup> C master mode	READ/WRITE	n/a	[Datasheet]
NXP FXOS8700CQ	I <sup>2</sup> C Slave	6-axis sensor with integrated linear accelerometer and magnetometer	READ	0x1E (7-bit address)	[Datasheet]



#### 5.1 NTAG 5 configuration

Config  $I^2C$  Master functionality can be configured from RF or  $I^2C$  side.

Note: When  $I^2C$  master is activated, access from  $I^2C$  perspective is not possible anymore.

Desired behavior in following example:

- 1. NTAG 5 configured in I<sup>2</sup>C master mode
- 2. NTAG 5 Energy Harvesting enabled (Output voltage: 2.4 V, 0.3 A)
- 3. I<sup>2</sup>C Baud speed: 400 kHz (as calculated in [Section 3.3])

#### 5.2 FXOS8700CQ configuration

- 1. Sensor's standby mode needs to be configured VCD  $\rightarrow$  VICC: 02 D4 04 1F 01 2A 00
- 2. Change to the hybrid mode so Accelerometer and Magnetometer are both active at the same time
  - $\text{VCD} \rightarrow \text{VICC:}$  02 D4 04 1F 01 5B 1F
- 3. Configure Control register VCD  $\rightarrow$  VICC: 02 D4 04 1F 01 5C 20
- 4. Enters sensors active state / enable sensor VCD  $\rightarrow$  VICC: 02 D4 04 1F 01 2A 0D

#### 5.3 Reading data - 6 axis sensor

Following procedure is taken:

- 1. Write I<sup>2</sup>C address + memory/register address with most significant bit set to 1b
- 2. Read byte by sending  $I^2C$  address + num. bytes with MSb set to 0b
- 3. Data read from I<sup>2</sup>C slave is put to SRAM of NTAG. Read data from SRAM of NTAG (7 bytes in our example length of answer is known)
- 4. (optional) Check proper I<sup>2</sup>C operation, I<sup>2</sup>C master status register 0xAD may be checked for debugging

#### Table 5. Example: Enable Gyroscope - RF Command: VCD to VICC

Flags	Command code	IC manuf. code	I <sup>2</sup> C param	Data Length N	Data (Byte 1)	Data (Byte 2)	CRC 0	CRC 1
02	D4	04	1E	01	2A	0D	76	B1





Figure 5. Signal generated by NTAG 5 on I<sup>2</sup>C-bus: Enable Gyroscope command sent to I<sup>2</sup>C Slave (FXOS8700CQ, address 1Eh) at 400 kHz

AN12368

NTAG 5 link - I<sup>2</sup>C master mode



## **6** References

- [1] NTP53x2 NTAG 5 link, NFC Forum-compliant I<sup>2</sup>C bridge, doc.no. 5476xx https://www.nxp.com/docs/en/data-sheet/NTP53x2.pdf
- [2] AN11201 NTAG 5 How to use energy harvesting, doc.no. 5304xx https://www.nxp.com/docs/en/application-note/AN11201.pdf
- [3] RM00221 NTAG 5 Android Application development, doc.no. 5318xx https://www.nxp.com/docs/en/reference-manual/RM00221.pdf

## AN12368 NTAG 5 link - I<sup>2</sup>C master mode

## 7 Legal information

### 7.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 7.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of nonautomotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — While NXP Semiconductors has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP Semiconductors accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

## 7.3 Licenses

#### Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/ IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

## AN12368 NTAG 5 link - I<sup>2</sup>C master mode

#### 7.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V. **NTAG** — is a trademark of NXP B.V.

## **Tables**

Tab. 1.	Abbreviations3
Tab. 2.	Configuration registers - for I2C Master5
Tab. 3.	Configuration registers5

Tab. 4.	NFC comm	and set fo	or I2C Master			5
Tab. 5.	Example:	Enable	Gyroscope	-	RF	
	Command:			10		

## **Figures**

Fig. 1.	Duty cycle from EXAMPLE (400 kHz)					
Fig. 2.	Duty cycle example 2					
Fig. 3.	I2C Repeated Start					
Fig. 4.	I2C	Interface	System	Configuration		
-	Exam	nple		-	9	

Fig. 5.	Signal generated by NTAG 5 on I2C-bus:
	Enable Gyroscope command sent to I2C
	Slave (FXOS8700CQ, address 1Eh) at 400
	kHz
Fig. 6.	Sensor readout with I2C Master11

#### **NXP Semiconductors**

# AN12368

NTAG 5 link - I<sup>2</sup>C master mode

### Contents

Abbreviations	3
Introduction	4
Potential applications	4
I2C Master functionality	5
I2C Master relevant registers	5
NFC command set for I2C Master	5
I2C Baud rate configuration	6
Implementation hints	8
-	
I2C Master Data Length	8
Watch dog timer	8
Example application	9
NTAG 5 configuration	9
FXOS8700CQ configuration	10
Reading data - 6 axis sensor	10
References	12
Legal information	13
	Abbreviations Introduction

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 9 January 2020 Document identifier: AN12368 Document number: 530610