AN11556 BGU8051[BTS1001L] 900MHz LNA improved IRL Rev. 2 — 1 May 2017

Application note

Document information

Info	Content
Keywords	BGU8051 [BTS1001L], 900 MHz, LNA, BTS,
Abstract	This application note provides circuit schematic, layout, BOM and typical evaluation board performance of a 900 MHz LNA with the use of the BGU8051. The design has been tuned for better input return loss. For the 700 to 1000 MHz wireless communication bands. Covering LTE FDD bands 5,6,8,12-14,17-20,26,27 and 29. The performance is given at 3.3 and 5 V supply supporting small cell respectively large cell applications.
Ordering info	Demonstrator board OM7892 12NC: 9340 690 54598
Contact information	For more information, please visit: http://www.nxp.com



900 MHz LNA imp IRL

Revision history

Rev	Date	Description
1	3 September 2015	First publication
2	1 May 2017	Update of the circuit topology to reduce IP3 spread.

Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

AN11556 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

900 MHz LNA imp IRL

1. Introduction

NXPs semiconductors BGU805X series is a family of integrated low noise amplifiers for the 300 MHz to 6 GHz range. The series consists of the:

- BGU8051 recommended for 300 MHz 1500 MHz
- BGU8052 recommended for 1500 MHz 2700 MHz
- BGU8053 recommended for 2500 MHz 6000 MHz

The BGU805X series is a low noise high linearity amplifier family intended for wireless infrastructure applications like BTS, RRH, small cells, but can also be used in other general low noise applications, e.g. active antennas for automotive.

Being manufactured in NXPs high performance QUBiC RF Gen 8 SiGe:C technology, the BGU805X combines high gain, ultra-low noise and high linearity with the process stability and ruggedness which are the characteristics of SiGe:C technology.

BGU805X series comes in the industry standard 2 x 2 x 0.75 mm 8 terminal plastic thin small outline package HVSON8 (SOT1327). The LNA is ESD protected on all terminals.

The 3 types can all use the same PCB layout topology. This enables design in simplicity using one PCB layout for designing LNA's covering the frequency range from 300 MHz to 6 GHz with one single PCB layout design.

In application note AN11417 the use of the BGU8051 is describes as a wideband LNA for the 300 to 1500 MHz range with compromised input return loss. In this application note a design procedure is described to improve the input return loss for better filter integration, without NF degradation. The design is suited for the wireless communication bands from 700 to 1000 MHz. In Fig.1, the evaluation board described in this application note is shown.







Fig 1. BGU851 Evaluation board



b. Back side


900 MHz LNA imp IRL

2. Product description

The BGU8051 is a fully integrated low noise amplifier with integrated bias circuit. The MMIC is internally matched to 50 Ω . The BGU8051 also features an integrated shutdown circuit. The device bias current can be set by the value of an external bias resistor R_{BIAS}, which connects the supply voltage to the V_{BIAS} pin, or by an external control voltage applied directly to V_{BIAS} pin 1. This adjustable bias current gives flexibility in biasing the device for the optimum performance on NF or linearity. This feature can be useful in case more than one BGU8051 are cascaded. This bias resistor value changes the bias current directly which can be used to trade of linearity for power saving in battery operated applications.

The BGU8051 key features and benefits at 900 MHz are;

- Low noise performance: NF = 0.48 dB
- High linearity performance: IP3₀ = 38 dBm
- High output power at 1dB gain compression P_L1dB = 19 dBm
- High input return loss RLin = 26 dB
- High out return loss RLout = 18 dB
- Unconditionally stable up to 20 GHz
- Max RF input power of +20 dBm
- ESD protection on all pins



In <u>Fig 2</u>, the pin out of the BGU8051 is given, the n.c. and i.c pin are recommended to connect to ground, which is the case on the evaluation boards.

3. 900 MHz LNA improved input return loss evaluation board.

The 900 MHz improved return-loss evaluation board simplifies the RF evaluation of the BGU8051. The EVB enables testing the device RF performance and requires no additional support circuitry. The EVB is fabricated on a 35 x 20 mm x 1 mm 4-layer PCB that uses 0.2 mm (8 mill) R4003C for the RF performance. The board is fully assembled with the BGU8051, including the external components. The board is supplied with two SMA connectors to connect input and output to the RF test equipment. The EVB is also


900 MHz LNA imp IRL

enabled with the possibility to evaluate the BGU8051 at different bias currents.

3.1 Application circuit

The BGU8051 has been characterized for S-parameter and Noise-parameters at different bias settings. This data can be downloaded from NXPs website as a zip file. The S2P files you can find in this zip file have been used as a small signal model to design this 900 MHz LNA. The low-pass matching structure that is created by means of L2 and C8, improves the input return loss for better filter integration.


The application board circuit diagram that is implemented on the EVB is shown in Fig 3



As already indicated the bias current of the BGU8051 can be set by the value R_{BIAS}. The evaluation boards are supplied with a 5.1 k Ω bias resistor (I_{CC} = 48 mA +/-5 mA @ V_{CC}=5 V). If however it is required to evaluate the BGU8051 at different bias currents, resistor R1 which is 0 Ω can be removed and an external control voltage can be applied to V_{BIAS} (V_b pin) on the bias header X3, see Fig 3.

By applying this separate bias voltage on the V_{BIAS} pin of the bias header X3, the I_{CC} current can be swept without changing R_{BIAS} . With bias voltage window from 1.5 to 6 V on V_{BIAS} while keeping the V_{CC} pin on 5 V, I_{CC} can be varied from 5-60 mA. In Fig 4 the relation between I_{CC} and R_{BIAS} at V_{CC} = 5 V as well as the relation between I_{CC} and V_{BIAS} with R_{BIAS} = 5k1 is shown. In Fig 4 you can also find the bias resistor values when applying the BGU8051 at lower supply voltages. Which indicates the BGU805x series can also be biased with lower voltage e.g. 3.3 V that makes it excellent suitable for small cells. In paragraph 4.1 typical performance of the LNA @ 3.3 V 48 mA is also included.

900 MHz LNA imp IRL



3.2 PCB Layout information

- A good PCB layout is an essential part of an RF circuit design. The LNA evaluation board can serve as a guideline for laying out a board using the BGU8051.
- The evaluation board uses micro strip coplanar ground structures for controlled impedance lines for the high frequency input and output lines.
- V_{CC} is decoupled by C4 and C6 decoupling capacitors, C4 should be located as close as possible to the device, to avoid AC leakage via the bias lines. For long bias lines it may be necessary to add decoupling capacitors along the line further away from the device.
- The self-resonance frequency of inductor L1 should be chosen above frequency band of interest for good choking. In this case the Murata LQW15 series has been used.
- Inductor L2 and capacitor C8 are creating the low pass matching structure and are in that sense critical, to the input return loss at the frequency of interest.
- C1 and C2 are DC blocking capacitors, C1 needs to be in the range of 100nF to keep the provided input source impedance for low frequencies low impedance. [1]
- C5 is not mounted on the evaluation boards, but can be used as additional V_{CC}

Application note

900 MHz LNA imp IRL

decoupling, but is not critical to the RF performance.

- C7 is used to decouple the shutdown pin.
- R2 increases the low frequency stability.
- Proper grounding of the GND pins is also essential for good RF performance.
 Either connect the GND pins directly to the ground plane or through vias, or do both, which is recommended. The layout and component placement of the BGU8051 evaluation board is given in Fig 5





Fig 5. BGU8051 900MHz evaluation board component placement

3.2.1 PCB stack and recommended footprint.

The PCB material used to implement the LNA is a 0.2 mm (8 mil) RO4003C low loss printed circuit board which is merged to a 0.51 mm (20 mil) prepreg and a 0.254 mm (10 mil) FR4 layer for mechanical stiffness. See Fig 6a

The official drawing of the recommended footprint can be found on the PIP page of the BGU8051. If micro strip coplanar PCB technology is used it is recommended to use at least 4 ground-via holes of 300 um, this is also used on the EVBs as shown in Fig 6b.

900 MHz LNA imp IRL



3.3 Bill of materials

Table 1 gives the bill of materials as is used on the EVB.

Table 1. BOM

Designator	Description	Footprint	Value	Supplier Name/type	Comment/function
IC1	BGU8051				V1.3
PCB	20 x 35 x 1 mm			KOVO	RO4003 PCB v1.3
C1	Capacitor	0402	100nF	Various	DC block
C2	Capacitor	0402	100pF	Various	DC block
C4	Capacitor	0402	1nF	Various	RF decoupling
C5	Capacitor	0806	4.7uF	Various	Optional
C6	Capacitor	0806	4.7uF	Various	LF Decoupling
C7	Capacitor	0402	10pF	Various	Decoupling
C8	Capacitor	0402	2.2pF	Murata GRM15	Input match
L1	Inductor	0402	18nH	Murata LQW15	Bias choke/Output match
L2	Inductor	0402	7.3nH	Murata LQW15	Input match
R1	Resistor	0402	0Ohm	Various	
R2	Resistor	0402	10Ohm	Various	stability
Rbias	Resistor	0402	5k1	Various	Bias setting
X1, X2	SMA RF			Johnson, End launch	RF connections
	connector			SMA 142-0701-841	
Х3	DC header			Molex, PCB header, right angle, 1 row 4 way	DC connections

900 MHz LNA imp IRL

4. Measurement results

4.1 Typical board performance

The values given in Table 2 are typical values of >10 boards measured.

Table 2. Typical board performance

 T_{AMB} =25 °C; input and output 50 Ω; R_{BIAS} = 5.1 kΩ.

Symbol	Parameter	Conditions		Min	Тур	Max	Тур	Unit
Vcc	Supply voltage			5	5	5	3.3	V
Icc	Supply current			45.1	49.7	52.1	49.7	mA
Gass	Associated gain		700MHz 780MHz 900MHz	20.1 19.3 18.2	20.3 19.4 18.3	20.5 19.6 18.5	20.2 19.3 18.2	dB
NF	Noise figure	[1]	700MHz 780MHz 900MHz	0.44 0.46 0.50	0.48 0.50 0.54	0.53 0.55 0.60	0.43 0.45 0.49	dB
P _{L((1dB)}	Output power at 1dB gain compression		700MHz 900MHz	18.3 19.9	19.1 19.7	19.5 19.9	16.1 16.7	dBm
IP3 ₀	Output third-order intercept point	2-tone; tone spacing = 1MHz; Pi = -15dBm per tone	700MHz 900MHz	37.4 38,1	38.7 38.7	39.7 39.3	36.7 36.7	dBm
RLin	Input return loss		700MHz 780MHz 900MHz	14.7 18.3 25.5	16.3 20.7 27.6	16.6 21.1 29.8	17.4 21.8 28.7	dB
RLout	Output return loss		700MHz 780MHz 900MHz	19.0 21.9 17.6	20.4 22.7 18.5	21.1 23.6 19.5	21.8 23.8 19.4	dB
ISL	Isolation		700MHz 780MHz 900MHz	23.7 22.8 21.5	23.7 22.9 21.8	23.9 23.0 21.9	23.8 22.7 21.9	dB


^[1] Board losses have not been de-embedded.

AN11556 **NXP Semiconductors**

900 MHz LNA imp IRL

4.2 S-parameters

The measured S-parameters are given in Fig 7. For the measurements, a typical BGU8051 900MHz EVB is used. All the S-parameter measurements have been carried out using the setup in Fig 12a



L	IVIIXI	Huoc	X / XIS	value	110103
Ī	1 🎖	S11	900.0000 MHz	-26.24 dB	
	2 ∇	S22	900.0000 MHz	-18.15 dB	
	з ∇	S21	900.0000 MHz	18.50 dB	

 V_{CC} = 5 V; T_{amb} = 25 °C; I_{cc} = 48 mA

Fig 7. BGU8051 900 MHz LNA S parameters.

900 MHz LNA imp IRL

4.3 1dB Gain compression point.

The measured Gain versus input power is given in Fig 8. For the measurements, a typical BGU8051 900MHz EVB is used. All the P1dB measurements have been carried o





Fig 8. BGU8051 900 MHz LNA 1dB gain compression

AN11556 **NXP Semiconductors**

900 MHz LNA imp IRL

4.4 Noise figure.

The measured noise figure are given in Fig 9. For the measurements, a typical BGU8051 900MHz EVB is used. The noise figure measurement have been carried out using the setup in Fig 12b




BGU8051 900MHz LNA typical noise figure performance Fig 9.

900 MHz LNA imp IRL

4.5 Third order intercept point, output referred

The evaluation board provided in the customer evaluation kit is automatically measured on linearity using the set-up shown in <u>Fig 12a</u>. Alternatively the setup given in <u>Fig 12c</u> can be used, which is done for the spectrum plot in <u>Fig 10</u>. For the measurements, a typical BGU8051 900 MHz EVB is used.



900 MHz LNA imp IRL

4.6 Stability Factor

Due to the low pass shape of the input matching circuit the low frequency gain becomes high. This might introduce potential instability issues. Proper selection of the output bias choke together with the 10 Ohm resistance R1 avoids this. Fig 11 shows the rollet stability factor plots of 10 EVBs with the improved input return loss BOM




Fig 11. Figure title here

5. Measurement methods and setups.

5.1 Required Measurement Equipment

In order to measure the evaluation board, the following is necessary:

- ✓ 2 (channel) DC Power Supply up to 100 mA at 5 V, to set V_{CC} and eventual Vbias.
- √Two RF signal generators capable of generating RF signals up to 2 GHz
- ✓ An RF spectrum analyzer that covers at least the operating frequencies and a few of the harmonics. Up to 6 GHz should be sufficient.
- ✓ A network analyzer for measuring gain, return loss and reverse isolation
- √ Noise figure analyser and noise source
- ✓ Proper RF cables with male SMA connectors.

900 MHz LNA imp IRL


5.2 Connection and setup


The typical values shown in this report have been measured on the fully automated test setups shown in Fig 13

Please follow the steps below for a step-by-step guide to operate the LNA evaluation board and testing the device functions.

- 1. Connect the DC power supply to the V_{CC} and GND terminals. Set the power supply to 5 V
- 2. Connect the RF signal generator and the spectrum analyzer to the RF input and the RF output of the evaluation board, respectively. Do not turn on the RF output of the signal generator yet, set it to approximately -30 dBm output power at the center frequency of the wanted frequency band and set the spectrum analyzer at the same center frequency and a reference level of 0 dBm.
- 3. Turn on the DC power supply and it should read approximately 48 mA.
- 4. Enable the RF output of the generator: The spectrum analyzer displays a tone around -11.5 dBm.
- Instead of using a signal generator and spectrum analyzer one can also use a network analyzer in order to measure gain as well as in- and output return loss and P1dB (see)
- 6. For noise figure evaluation, either a noise figure analyzer or a spectrum analyzer with noise option can be used. The use of a 5 dB noise source, like the Agilent 364B, is recommended. When measuring the noise figure of the evaluation board, any kind of adaptors, cables etc. between the noise source and the evaluation board should be minimized, since this affects the noise figure (see Fig 12bError! Reference source not found.).


900 MHz LNA imp IRL





a. S_ parameter; P1dB and IP3o test setup

b. Noise figure test setup



c. Third order intercept point test setup

Fig 12. Characterization measurements setups.

5.3 Noise figure measurement setup

In <u>Fig 12b</u> the noise figure measurement set-up is shown, this is intended as a guide only, substitutions can be made. For sub 1 dB noise figure levels like the BGU8051 has it is recommended to perform the noise-measurements in a Faraday's cage or at least put the DUT in a shielded environment. This is recommended to avoid any interference of cellular frequencies that are in the same frequency range. A spectrum analyzer with noise option. A 5dB ENR noise source was used. To achieve the lowest possible setupnoise figure an external pre-amplifier is also recommended. The Noise figure value in <u>Fig 9</u> is the value measured at the evaluation board SMA connectors. Correcting for the

AN11556 **NXP Semiconductors**

900 MHz LNA imp IRL

connector and PCB loss will end up in 0.05dB lower noise figure.

5.4 Third order intercept

In [1] the effect on linearity of SiGe BiCMOS BJTs and the advantage of using low source impedances at the low frequencies of the 2nd order mixing terms is described. To make the application unsensitive to IP3 spread (magnification, cancelation of the IM3 components) the source impedance seen by the input of the BGU8051 needs to be lowimpedance. This is achieved with the C8, L2 and C1, and give the best linearity performance with the lowest IP3 spread. Small drawback is that the circuit as presented is not fast enough to be applied in TDD platforms. When measuring the high OIP3 values it is essential check the capabilities of the used measurement equipment. Be aware that the measurement set-up itself is not generating dominating IM3 levels. Advised is to do a THRU measurement without a DUT first.

References 6.

Vladimir Aparin, Lawrence E. Larson, "Linearization of monolithic LNAs Using Low-[1] Frequency Low-Impedance Input Termination". IEEE 0-7 803-8 108-4/03 ©2003

Customer Evaluation Kit 7.

In the customer evaluation kit you will find;

- One 900 MHz improved return loss EVB
- 10 loose BGU8051samples





Fig 13. BGU8051 900MHz imp RL customer evaluation KIT

b.

900 MHz LNA imp IRL

8. Legal information

8.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

8.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

8.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

900 MHz LNA imp IRL

9. List of figures

Fig 1.	BGU851 Evaluation board	3
Fig 2.	BGU8051 Pin description	4
Fig 3.	BGU8051 900MHz imp RL application circuit	
	diagram	5
Fig 4.	Relation of Icc with R _{BIAS} and V _B	6
Fig 5.	BGU8051 900MHz evaluation board componen placement	
Fig 6.	PCB stack and footprint information	
Fig 7.	BGU8051 900 MHz LNA S parameters10	0
Fig 8.	BGU8051 900 MHz LNA 1dB gain compression1	
Fig 9.	BGU8051 900MHz LNA typical noise figure performance12	
Fig 10.	BGU8051 900 MHz LNA Typical OIP3 spectrum	
Fig 11.	Figure title here14	4
Fig 12.	Characterization measurements setups1	6
Fig 13.	BGU8051 900MHz imp RL customer evaluation KIT1	_

NXP Semiconductors

AN11556

900 MHz LNA imp IRL

10. List of tables

Table 1.	BOM	8
Table 2.	Typical board performance	9

900 MHz LNA imp IRL

11. Contents

1.	Introduction	3
2.	Product description	4
3.	900 MHz LNA improved input return loss	
	evaluation board	4
3.1	Application circuit	5
3.2	PCB Layout information	6
3.2.1	PCB stack and recommended footprint	
3.3	Bill of materials	8
4.	Measurement results	9
4.1	Typical board performance	9
4.2	S-parameters	
4.3	1dB Gain compression point	11
4.4	Noise figure	
4.5	Third order intercept point, output referred	
4.6	Power on/off settling time	14
5.	Measurement methods and setups	14
5.1	Required Measurement Equipment	14
5.2	Connection and setup	
5.3	Noise figure measurement setup	16
5.4	Third order intercept	
5.5	Power on/off settling time Error! Bookmar	k not
	defined.	
6.	References	17
7.	Customer Evaluation Kit	17
8.	Legal information	18
8.1	Definitions	18
8.2	Disclaimers	18
8.3	Trademarks	18
9.	List of figures	19
10.	List of tables	
44	Contento	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2017.

All rights reserved.

For more information, visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 1 May 2017 Document identifier: AN11556