

# AN11318

## How to implement the PMBus software stack

Rev. 1 — 25 January 2013

Application note

### Document information

Info	Content
<b>Keywords</b>	PMBus, I2C, SMBus
<b>Abstract</b>	This app note will explain how to implement the PMBus using the LPC microcontroller



**Revision history**

Rev	Date	Description
1	20130125	Initial version.

**Contact information**

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 1. Introduction

The Power Management Bus (PMBus) is an open standard protocol used for communication with power conversion and other devices. The PMBus is a superset of the System Management Bus (SMBus). The SMBus is based on the operating principles of the I<sup>2</sup>C-bus.

The I2C engine found on the LPC11xx, LPC11Axx, LPC13xx, LPC17xx, LPC18xx, and LPC43xx operate in the same manner. The sample software presented in this application note is targeted for the LPC1343, but it can easily be ported to the other microcontrollers.

## 2. Comparing PMBus, SMBus, and I2C

The SMBus timing parameter is based on the I2C Standard Mode and the PMBus is based on the I2C Fast Mode specification. The major differences between the SMBus and the I<sup>2</sup>C-bus are highlighted in [Table 1](#).

**Table 1. SMBus vs. I2C Standard Mode timing parameters**

Symbol	Parameter	SMBus		I2C Standard Mode		Units
		Min	Max	Min	Max	
F <sub>scl</sub>	Operation frequency	10	100	0	100	kHz
THD:DAT	Data hold time	300	-	0	-	ns
T <sub>high</sub>	Clock high period	4	50	4	-	μs
I <sub>OL</sub>	V <sub>OL</sub> @ 0.4 V	4	-	3	-	mA

The SMBus has two power operating modes: low-power and high-power. In the low-power mode, the IOL is limited from 100 uA to 350 uA. In the high-power mode, the IOL must be able to sink a minimum of 4 mA. For the SMBus to operate on an I<sup>2</sup>C-bus, the high-power mode must be used.

The major differences between the PMBus and the I<sup>2</sup>C-bus are highlighted in [Table 2](#).

**Table 2. PMBus vs. I2C Fast Mode timing parameters**

Symbol	Parameter	PMBus		I2C Fast Mode		Units
		Min	Max	Min	Max	
F <sub>scl</sub>	Operation frequency	10	400	0	400	kHz
THD:DAT	Data hold time	300	-	0	-	ns
T <sub>high</sub>	Clock high period	0.6	50	0.6	-	μs


PMBus has a maximum bus speed of 400 kHz while the SMBus has a maximum bus speed of 100 kHz. The PMBus specifies a minimum bus speed of 10 kHz while the I<sup>2</sup>C-bus does not have a minimum bus speed.

### 2.1 PMBus Group Command Protocol

The PMBus devices must support the Group Command Protocol. The Group Command Protocol is used to send commands to multiple PMBus devices in one continuous transmission. In a PMBus Group Command Protocol transmission, the master issues a START condition, and then addresses the first slave device. The session to the slave device is not terminated with a STOP condition, but a Repeated START condition is issued and the second slave device is addressed. When all the slave devices have been

addressed, a STOP condition is issued. Upon receiving the STOP condition, all slave devices execute its respective command simultaneously. The data format is shown in [Fig 1](#).

The Group Command Protocol can only issue commands which do not require the slave to return any data. For each slave addressed, only one command can be issued.




**Fig 1. Group Command Protocol**

The LPC microcontrollers' I2C engine does not differentiate between a STOP and Repeated Start condition. In the I2C engine, the STOP and Repeated Start condition share the same status code of 0xA0. In this instance, when the Group Command Protocol is issued, the I2C will start execution of the command it received when either a Repeated Start or STOP condition is received.

## 2.2 Hardware work around to support Group Command Protocol

To allow the LPC microcontrollers to differentiate between a STOP and Repeated Start condition, a hardware workaround can be implemented using a D-Type flip-flop. The schematic for the workaround is shown in [Fig 2](#). The SDA and SCL lines are tied to the CLK and CLR of the D-Type flip-flop, respectively. The Q output is tied to an external interrupt of the LPC GPIO pin.



**Fig 2. STOP condition detector**

The truth table for the D-Type flip-flop, shown in [Table 3](#), is used to illustrate how the STOP condition can be detected. Note that since the PRE and D inputs are both tied high, only three states (2, 4 and 6) will be valid in this configuration, however, state 6 does not cause a change of state in the output, so this can be eliminated.

On a Start condition, the SDA signal is pulled low, followed by a falling edge on the SCL signal. With the SCL signal tied to the CLR line, this causes state 2 to be valid and Q to transition to LOW. After the Start condition, the SCL and SDA lines are both toggling when the address and data are being sent, however, the SDA signal only changes state while the SCL signal is low, which keeps the D-Type flip-flop in state 2 throughout the I2C transmission, even during a Restart condition. However, on a STOP condition, state 4 will occur because SCL is high and SDA will transition to a high state. This will allow Q to transition to HIGH. This low-to-high transition will be used as a STOP condition indicator to the external interrupt pin on the LPC.

**Table 3. D-type flip-flop truth table**

State	Inputs				Outputs	
	Pre (HIGH)	CLR (SCL)	CLK (SDA)	D (HIGH)	Q (INT)	$\overline{Q}$
1	L	H	X	X	H	L
2	H	L	X	X	L	H
3	L	L	X	X	H	H
4	H	H	↑	H	H	L
5	H	H	↑	L	L	H
6	H	H	L	X	Q <sub>0</sub>	$\overline{Q_0}$

The corresponding waveform is shown in [Fig 3](#). For this example, two slave devices are addressed, with a Repeated Start issued between each slave address. The STOP label is the Q output from the D-Type flip-flop.




Fig 3. STOP condition detection using D-Type flip flop

### 2.2.1 Software workaround to support Group Command Protocol

A GPIO pin is configured as an external interrupt pin to accept the Q signal from the D-Type flip-flop. The GPIO is set to trip when a low-to-high transition occurs. The sample code accompanying this application note uses PIO0\_7 on the LPC1343 as the external interrupt pin.

To prevent the GPIO ISR from always triggering, the GPIO interrupt is enabled only when its I2C address match is detected. Thus the GPIO interrupt is enabled within the I2C ISR routine.

When a STOP condition is detected, the GPIO ISR will be used to determine if the command received requires returning data. If the command does not require returning data, the detected STOP condition will be set in a status flag indicating this command is part of the Group Command Protocol.

The I2C interrupt has a lower priority than the GPIO interrupt, thus it is necessary to change the interrupt's priority to ensure the GPIO interrupt has a higher precedent than the I2C interrupt.

```
1      NVIC_SetPriority(I2C_IRQn, 0);  
2      NVIC_SetPriority(EINT0_IRQn, 4);
```

## 3. PMBus software stack

The software code accompanying this application note demonstrates how the LPC microcontroller can be used to implement a PMBus compliant code.

Upon power-up, the device must initialize certain peripheral blocks:

- Configure the I2C to slave mode
- Setup the GPIO pin as an external interrupt
- Setup timer for system up time

### 3.1 Main loop

The main loop is used to handle commands that do not require the returning of data and updating the system up time. The main loop will determine if a command is available to be processed by checking the status flags I2C\_MSG and I2C\_STOP.

The timer is set for a 10 ms interval. The up time value is updated every second.





Fig 4. Main loop flow diagram

### 3.2 I2C ISR


The I2C ISR, in addition to handling the I2C interrupts, is also used to process commands which require returning data bytes. On a slave address match, the GPIO interrupt is enabled.





### 3.3 GPIO ISR

The GPIO ISR is entered when a STOP condition is detected. If the I2C\_MSG flag is set, indicating this is part of the Group Command Protocol, the I2C\_STOP flag gets set.



### 3.4 CRC checking

The CRC checking is accomplished by a look-up table with pre-calculated CRC values. The CRC values are calculated using the polynomial  $x^8 + x^2 + x^1 + x^0$ .

## 4. Portability of code

The sample code was written for the LPC1343, but it can easily be ported to other LPC microcontrollers. The code portions that need to be modified are as follows:

- Change the timer interval (if the system clock speed is different)
- Change I2C port pins
- Change GPIO port pin

### 4.1 Timer value

The timer is a counting mechanism dependent on the peripheral clock. The sample code is set to count to 10 ms. On each 10 ms interval, a counter is incremented. Once the counter reaches 100, indicating a second has passed, the up time is updated. The ported code should configure the timer to count to 10 ms.

Alternatively, the systick timer can be used in place of a timer.

## 4.2 I2C pins

The PMBus requires that the I2C pins be in a high impedance state when the device is unpowered, during startup until fully powered, and during shutdown once the device can no longer assure the proper signal levels. Thus the I2C pins selected must be true open-drain pins.

## 4.3 GPIO pins

The sample code uses PIO0\_7 of the LPC1343 as an external interrupt pin. The targeted LPC should configure a GPIO pin to detect a low-to-high transition.

## 5. Summary

---

The LPC microcontroller can be made compliant to the PMBus standard with the addition of a single D-Type flip-flop and using one GPIO pin with interrupt capability. The accompanying sample software can be used as a base to create a PMBus software stack on any LPC microcontroller, with minimal changes.

## 6. References

---

- [1] SMBus specification, version 2.0 – <http://www.smbus.org/specs/>
- [2] PMBus specification, version 1.2 – <http://www.pmbus.org/specs.html>
- [3] I<sup>2</sup>C-bus specification, version 2.1 – <http://www.nxp.com/documents/other/39340011.pdf>

## 7. Legal information

### 7.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 7.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP

Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

### 7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

8. List of figures

Fig 1. Group Command Protocol .....4

Fig 2. STOP condition detector .....4

Fig 3. STOP condition detection using D-Type flip flop  
.....6

Fig 4. Main loop flow diagram .....8

Fig 5. I2C ISR flow diagram .....9

Fig 6. GPIO ISR flow diagram..... 10

9. List of tables

Table 1. SMBus vs. I2C Standard Mode timing parameters.....3

Table 2. PMBus vs. I2C Fast Mode timing parameters...3

Table 3. D-type flip-flop truth table .....5

## 10. Contents

---

<b>1.</b>	<b>Introduction .....</b>	<b>3</b>
<b>2.</b>	<b>Comparing PMBus, SMBus, and I2C .....</b>	<b>3</b>
2.1	PMBus Group Command Protocol .....	3
2.2	Hardware work around to support Group Command Protocol .....	4
2.2.1	Software workaround to support Group Command Protocol .....	7
<b>3.</b>	<b>PMBus software stack .....</b>	<b>7</b>
3.1	Main loop.....	7
3.2	I2C ISR.....	8
3.3	GPIO ISR .....	9
3.4	CRC checking .....	10
<b>4.</b>	<b>Portability of code .....</b>	<b>10</b>
4.1	Timer value .....	10
4.2	I2C pins .....	11
4.3	GPIO pins.....	11
<b>5.</b>	<b>Summary .....</b>	<b>11</b>
<b>6.</b>	<b>References .....</b>	<b>11</b>
<b>7.</b>	<b>Legal information .....</b>	<b>12</b>
7.1	Definitions .....	12
7.2	Disclaimers.....	12
7.3	Trademarks .....	12
<b>8.</b>	<b>List of figures.....</b>	<b>13</b>
<b>9.</b>	<b>List of tables .....</b>	<b>14</b>
<b>10.</b>	<b>Contents.....</b>	<b>15</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

---