AN11239

Boot mode jumper settings for LPC1800 and LPC4300 Rev. 1 — 1 July 2012 Applica

Application note

Document information

Info	Content
Keywords	Hitex Rev A4, NGX Xplorer, Keil, element14, LPC1830, LPC1850, LPC4330, LPC4350, MCB1800, MCB4300
Abstract	This application note describes the different boot mode jumpers settings for development boards using the LPC1800/LPC4300 parts.



Boot mode jumper settings for LPC1800 and LPC4300

Revision history

Rev	Date	Description
1	20120701	Initial version.

Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Boot mode jumper settings for LPC1800 and LPC4300

1. Introduction

This application note describes the boot mode jumper settings for the following evaluation boards using NXP's LPC1800 and LPC4300 microcontrollers:

- Hitex Rev A4 with LPC1850/4350
- NGX Xplorer with LPC1830 or LPC4330
- Keil MCB1800/4300
- element14 LPC4300

Boot mode jumper settings for LPC1800 and LPC4300

2. Hitex Rev A4 with LPC1850 or LPC4350




Fig 1. Hitex Rev A4 boot mode jumper location (SPIFI boot mode shown)

Table 1. Hitex Rev A4 boot mode jumper settings

Boot mode	BOOT1	BOOT2	воот3	BOOT4	Description
USART0	2-3	2-3	2-3	2-3	Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode.
SPIFI	1-2	2-3	2-3	2-3	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1]
EMC 8-bit	2-3	1-2	2-3	2-3	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	1-2	1-2	2-3	2-3	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	2-3	2-3	1-2	2-3	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	1-2	2-3	1-2	2-3	Boot from USB0.
USB1	2-3	1-2	1-2	2-3	Boot from USB1.
SPI (SSP)	1-2	1-2	1-2	2-3	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL). [11]
USART3	2-3	2-3	2-3	1-2	Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode.

^[1] The boot loader programs the appropriate pin function at reset to boot using SSP0 or SPIFI.

Boot mode jumper settings for LPC1800 and LPC4300

3. NGX Xplorer with LPC1830 or LPC4330




Fig 2. NGX Xplorer boot mode jumper location (SPIFI boot mode shown)

Table 2. NGX Xplorer boot mode jumper settings

Boot mode	1	2	3	4	Description
USART0	ON	ON	ON	ON	Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode.
SPIFI	OFF	ON	ON	ON	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1]
EMC 8-bit	ON	OFF	ON	ON	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	OFF	OFF	ON	ON	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	ON	ON	OFF	ON	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	OFF	ON	OFF	ON	Boot from USB0.
USB1	ON	OFF	OFF	ON	Boot from USB1.
SPI (SSP)	OFF	OFF	OFF	ON	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL). ^[1]
USART3	ON	ON	ON	OFF	Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode.

^[1] The boot loader programs the appropriate pin function at reset to boot using SSP0.

Boot mode jumper settings for LPC1800 and LPC4300

4. Keil MCB1800/MCB4300




Fig 3. Keil boot mode jumper location (USART0 boot mode shown)

Table 3. Keil boot mode jumper settings

Boot mode	P2_9	P2_8	P1_2	P1_1	Description
USART0	L	L	L	L	Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode.
SPIFI	L	L	L	Н	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1]
EMC 8-bit	L	L	Н	L	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	L	L	Н	Н	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	L	Н	L	L	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	L	Н	L	Н	Boot from USB0.
USB1	L	Н	Н	L	Boot from USB1.
SPI (SSP)	L	Н	Н	Н	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL).[1]
USART3	HIGH	LOW	LOW	LOW	Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode.

^[1] The boot loader programs the appropriate pin function at reset to boot using SSP0.

Boot mode jumper settings for LPC1800 and LPC4300

5. element14 LPC4300 board




Fig 4. element14 jumper location (USART3 boot mode shown)

Table 4. element14 boot mode jumper settings

Boot mode	1	2	3	4	Description
USART0	UP	UP	UP	UP	Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode.
SPIFI	DN	UP	UP	UP	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1]
EMC 8-bit	UP	DN	UP	UP	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	DN	DN	UP	UP	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	UP	UP	DN	UP	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	DN	UP	DN	UP	Boot from USB0.
USB1	UP	DN	DN	UP	Boot from USB1.
SPI (SSP)	DN	DN	DN	UP	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL).[11]
USART3	UP	UP	UP	DN	Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode.

^[1] The boot loader programs the appropriate pin function at reset to boot using SSP0.

Boot mode jumper settings for LPC1800 and LPC4300

6. Legal information

6.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP

Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

8 of 11

Boot mode jumper settings for LPC1800 and LPC4300

7. List of figures

Fig 1.	Hitex Rev A4 boot mode jumper location (SPIFI
	boot mode shown)4
Fig 2.	NGX Xplorer boot mode jumper location (SPIFI boot mode shown)
Fig 3.	Keil boot mode jumper location (USART0 boot mode shown)
Fig 4.	element14 jumper location (USART3 boot mode shown)

Boot mode jumper settings for LPC1800 and LPC4300

8. List of tables

Table 1.	Hitex Rev A4 boot mode jumper settings	4
Table 2.	NGX Xplorer boot mode jumper settings	5
Table 3.	Keil boot mode jumper settings	6
Table 4.	element14 boot mode jumper settings	7

Boot mode jumper settings for LPC1800 and LPC4300

9. Contents

1.	Introduction	3
2.	Hitex Rev A4 with LPC1850 or LPC4350	4
3.	NGX Xplorer with LPC1830 or LPC4330	5
4.	Keil MCB1800/MCB4300	6
5.	element14 LPC4300 board Error! Bookma defined.	ark no
6.	Legal information	8
6.1	Definitions	8
6.2	Disclaimers	8
6.3	Trademarks	8
7.	List of figures	9
8.	List of tables	10
9.	Contents	11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, visit: $http://www.nxp.com \\ For sales office addresses, please send an email to: salesaddresses@nxp.com \\$

Date of release: 1 July 2012 Document identifier: AN11239