AN11014 BGX7100 evaluation board application note Rev. 1.0 — 13 April 2012

Application note

Document information

Info	Content				
Keywords BGX7100, I/Q modulator, EVB, IP3, CP1, NF, PCB					
Abstract	This application note describes the BGX7100 evaluation board (EVB) design and its performance. BGX7100 is an I/Q modulator designed for base station applications. This EVB includes the 50 Ω standard SMA connectors for ease of evaluation.				



BGX7100 evaluation board application note

Revision history

Rev	Date	Description
1.0	20120413	Initial version

Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

AN11014

Application note

All information provided in this document is subject to legal disclaimers.

2 of 51


1. Introduction

The evaluation board (EVB) described in this document allows evaluating the BGX7100.

This document provides the EVB circuit schematic, the bill of materials of the board, the information about PCB technology and its artwork, list of equipments for a typical test set-up required to evaluate the device, and finally the typical test results expected to be obtained.

2. Product Description


The BGX7100 is a high linearity I/Q modulator and provides 1.5 dB of typical voltage gain, 11 dBm of 1 dB output compression point (OCP_{1dB}) and 27 dBm typical outputs IP3₀. BGX7100 has 200 Ω differentials I/Q input termination internally. Thanks to its flexible input V_{i(cm)} feature, any common mode voltage value between 0.25 V up to 3.3 V can be acceptable for similar RF performances.




Its high level of integration enables easy application usage and reduced BOM. Dedicated power OFF/ON pin permits to switch ON or OFF the device. In addition, multiple supply and ground pins allow for independent supply domains to improve the isolation between blocks.

3. EVB Circuit Description

The evaluation board was built on a 25 mil, 4 layers PCB using FR4 based technology and is illustrated in <u>Fig.2</u> associated with its schematic in <u>Fig.3</u>.



AN11014



Two LO configuration options available, resulting two bills of material:

- LO differential (use RF transformer to apply LO in differential between LO_N and LO_P)
 LO single (LO source connected to LO_P using matching surface mount component.
 - LO single (LO source connected to LO_P using matching surface mount component, LO_N connected to ground using a DC bypass capacitor)

Choice depends on performances to be achieved.

LO differential mode will be chosen to improve image suppression and IP2. Whereas LO single mode will be chosen to improve LO leakage.

Bill Of Material (BOM) of BGX7100 EVB - LO differential

cati	Reference	Part	Description	Package	Vendors	Qty	Values
AN11014 Application note	T1, T2	2 mm 200 – 52 Banana Plug	supply connector	supply connector		2	
	RX1, RX2, RX3, RX4, RX5, RX6	142-0701-851	SMA connector, 50 Ω		Emerson/Johnson	6	
	L7	BLM18SG700TN1D	ferrite bead	0603	Murata	1	
	C10		capacitor	0805	Murata	1	4.7 µF / 16 V
	CAV1	2.54 mm header 2 ways	Poff drive		Samtec	1	
	C6, C7	COG	capacitor	0402	Murata	2	18 pF
	C4, C9	COG	capacitor	0402	Murata	2	100 nF
All info	C1	COG	capacitor	0403	Murata	1	39 pF
	C5, C8	COG	capacitor	0402	Murata	2	22 pF
	C12	GJM1555C1HR70WB01	capacitor	0402	Murata	1	0.8 pF
rmatior	C13	GJM1555C1HR30WB01	capacitor	0402	Murata	1	0.3 pF
Al information provided in this document is subject to leg Rev. 1.0 — 13 April 2012	C11	NC					
	L2, L8	NC					
	TR1	TC1-1-43A+	LO transformer	AT224 – 1A	Mini-circuits	1	
	R4, R7, R9, R12		resistor	0402	Murata	4	0 Ω
	R5, R8, R10, R13, R14	NC					
ject to	U1	BGX7100	I/Q modulator	HVQFN24 (SOT616 - 3)	NXP	1	

All information provided in this document is subject to legal disclain Rev. 1.0 — 13 April 2012

AN11014	Bill Of Material (BOM) of BGX7100 EVB – LO single						
1014	Reference	Part	Description	Package	Vendors		
	T1, T2	2 mm 200 – 52 Banana Plug	supply connector		Multi Contact		
	RX1, RX2, RX3, RX4, RX5, RX6	142-0701-851	SMA connector, 50 Ω		Emerson/Johnson		
	L7	BLM18SG700TN1D	ferrite bead	0603	Murata		
	C10		capacitor	0805	Murata		
	CAV1	2.54 mm header 2 ways	Poff drive		Samtec		
	C7, C11	COG	capacitor	0402	Murata		
	C4, C9	COG	capacitor	0402	Murata		
	C1	COG	capacitor	0402	Murata		
	C5, C8	COG	capacitor	0402	Murata		
₽	C12	GJM1555C1HR70WB01	capacitor	0402	Murata		
All inform	L2	NC					

NC NC

NC

BGX7100

inductor

resistor

I/Q modulator

0402

0402

HVQFN24 (SOT616 - 3) NXP

nauon L8

C13

TR1

U1

R4, R7, R9, R12, R14, C6

R5, R8, R10, R13

Application note

Qty Values

4.7 µF / 16 V

12 pF

100 nF

39 pF

22 pF 0.8 pF

0Ω

2

6

1 1

1 2

2

1

2

1

1


6

1


Murata


Murata

BGX7100 evaluation board application note



BGX7100 evaluation board application note






Application note

© NXP B.V. 2012. All rights reserved.

AN11014



BGX7100 evaluation board application note




Fig 8. Evaluation board bottom layer PCB layout





Fig 9. Evaluation board PCB technology

AN11014

4. Test Setup



5. Quick Start

The BGX7100 EVB kit is fully assembled and factory tested.

Test Equipment Required

Fig 10 shows the equipment required to verify the operation of the BGX7100 EVB kit. It is intended as a guide only, and some substitutions are possible.

Connections

This section provides a step-by-step guide to testing the basic functionality of the EVB kit. As a general precaution to prevent damaging the outputs by driving high-VSWR loads, **do not turn on DC power or RF signal generators until all connections are made:**

- Connect 3 dB pads to the DUT ends of each RF signal generators and SMA cables (RF OUT / LO IN). This padding improves VSWR, and reduces the errors due to mismatch.
- 2. Measure loss in 3 dB pads and cables. Use this loss as an offset in all output power/gain calculations.
- 3. Disable all RF signal sources.
- 4. Connect the signal sources to the appropriate SMA inputs.
- 5. Set the LO and IF signal generators according to the following:
 - IF AWG signal source: 1 V (p-p) differential into DUT at 5 MHz
 - LO signal source: 0 dBm into DUT at 1960 MHz

(f_{RF} = 1965 MHz)

6. Set the DC supply to +5.0 V and set a current limit around 250 mA. Connect supplies to the EVB kit through the ammeter. Turn on the supply.


Readjust the supply to get +5.0 V at the EVB kit. There will be a voltage drop across the ammeter when the mixer is drawing current.

7. Enable the LO and the IF sources.

6. Typical Operating Characteristics


6.1 RF measurements:


 $V_{CC} = 5 \text{ V}, \text{ P}_{RF} = -10 \text{ dBm}, \text{ P}_{i(lo)} = 0 \text{ dBm}, \text{ T}_{C} = +25 \text{ °C}.$




© NXP B.V. 2012. All rights reserved.


BGX7100 evaluation board application note







BGX7100 evaluation board application note









BGX7100 evaluation board application note




BGX7100 evaluation board application note




BGX7100 evaluation board application note








BGX7100 evaluation board application note














AN11014





AN11014






BGX7100 evaluation board application note







DC offset, phase and gain unbalance and on different devices after adjustment

Frequency (MHz) 2000

Device	•	Optimal I/Q mismatch gain	Optimal I/Q mismatch DC I	Optimal I/Q mismatch DC Q	Carrier level (dBm)	Image suppression (dB)	Tx output power (dBm)
	(deg)	(dB)	(mV)	(mV)			
5	2.684	-0.229	-2	-0.9	-75.1	80.6	-1.1
15	0.269	-0.013	-4.5	-1.6	-79.1	85.3	-1
70	0.892	-0.005	-4.4	-1.3	-74.1	81.4	-1
75	-0.146	0.007	-4.2	-2.5	-86.3	89.1	-1
69	0.343	-0.008	-2.9	-1.6	-74.4	76.2	-1


DC offset, phase and gain unbalance at different frequency for the same device Device 69


Device	69						
Frequency (MHz)	Optimal I/Q mismatch phase	Optimal I/Q mismatch gain	Optimal I/Q mismatch DC I	Optimal I/Q mismatch DC Q	Carrier level (dBm)	Image suppression (dB)	Tx output power (dBm)
	(Deg)	(aB)	(mv)	(mv)			
900	-0.36	0.004	-0.3	-0.7	-81.9	79.6	-1.1
1000	-0.27	0.004	-0.4	-0.9	-78.4	77.5	-1
1800	0.608	-0.003	-2.3	-1.6	-74.8	80.2	-1.2
1900	0.513	-0.007	-2.5	-1.6	-77.8	84.6	-1.1
2000	0.343	-0.008	-2.9	-1.6	-75.4	76.2	-1
2600	-0.15	-0.021	-3.7	-1.9	-76	81.8	-1
3300	-0.377	-0.02	-3.7	-4	-80.7	78	-1.2
	Frequency (MHz) 900 1000 1800 1900 2000 2600	Frequency (MHz) Optimal I/Q mismatch phase (Deg) 900 -0.36 1000 -0.27 1800 0.608 1900 0.513 2000 0.343 2600 -0.15	Frequency (MHz)Optimal I/Q mismatch phase (Deg)Optimal I/Q mismatch gain (dB)900-0.360.0041000-0.270.00418000.608-0.00319000.513-0.00720000.343-0.0082600-0.15-0.021	Frequency (MHz)Optimal I/Q mismatch phase (Deg)Optimal I/Q mismatch gain (dB)Optimal I/Q mismatch DC l (mV)900-0.360.004-0.31000-0.270.004-0.418000.608-0.003-2.319000.513-0.007-2.520000.343-0.008-2.92600-0.15-0.021-3.7	Frequency (MHz)Optimal I/Q mismatch phase (Deg)Optimal I/Q mismatch gain (dB)Optimal I/Q mismatch DC Q (mV)Optimal I/Q mismatch DC Q (mV)900-0.360.004-0.3-0.71000-0.270.004-0.4-0.918000.608-0.003-2.3-1.619000.513-0.007-2.5-1.620000.343-0.008-2.9-1.62000-0.15-0.021-3.7-1.9	Frequency (MHz)Optimal I/Q nismatch phase (Deg)Optimal I/Q nismatch gain (dB)Optimal I/Q nismatch DC (mV)Optimal I/Q nismatch DC (mV)Carrier level (dBm)900-0.360.004-0.3-0.7-81.91000-0.270.004-0.4-0.9-78.418000.608-0.003-2.3-1.6-74.819000.513-0.007-2.5-1.6-77.820000.343-0.008-2.9-1.6-75.42000-0.15-0.021-3.7-1.9-76	Frequency (MHz) (bg)Optimal I/Q mismatch phase (bg)Optimal I/Q mismatch phase mismatch phase mismatch phase mism

AN11014

All info


AN11014







AN11014


© NXP B.V. 2012. All rights reserved.






AN11014






The device could be used in a frequency band extension down to 400 MHz and up to 4 GHz with small degradation on sideband suppression.




6.2 Comparison between differential and single ended LO input:

AN11014



AN11014




(1) Differential LO input.

(2) Single ended LO input.

Main difference seen at high frequency: differential input is better for Image Rejection but worse for LO Leakage.






AN11014

6.3 System measurement:

6.3.1 One carrier GMSK




AN11014




AN11014

6.3.2 One carrier Edge




Application note




AN11014

6.3.3 Six carriers GMSK





AN11014

6.3.4 One carrier WCDMA



AN11014






Application note


© NXP B.V. 2012. All rights reserved.


AN11014

6.3.5 Two carriers WCDMA



AN11014






7. DC Interface between DAC1408D650 or DAC1627D1G25 and BGX7100

DAC1408D650/750 is a high speed 14-bit dual channel Digital-to-Analog Converter (DAC) with selectable 2x, 4x, 8x interpolating. Its serial interface "JESD204A" feature simplifies the baseband/FPGA to DAC interface and enables the high density integration, easy PCB layout, lower radiated noise and spurs, lower pin count, self-synchronous link, skew compensation. Because of its digital on-chip complex modulator, the


DAC1408D650/750 allows the complex pattern provided through lane0, lane1, lane2, lane3, to be converted from baseband to IF. The mixing frequency is adjusted via a Serial Peripheral Interface (SPI) with 32-bit Numerically Controlled Oscillator (NCO) and the phase is controlled by a 16-bit register. The Multiple Device Synchronization (MDS) guarantees a maximum skew of one output clock period between several DAC devices. MDS incorporates the modes Master/slave or All slave modes.

The DAC1627D1G25 is a 16-bit dual-channel digital-to-analog converter (DAC) with selectable 2x, 4x and 8x interpolating filters optimized for multi-carrier and broad band wireless transmitters at sample rates up to 1.25 Gsps. Supplied from 3.3 V and 1.8 V power sources, it integrates a differential scalable output current up to 31.8 mA. The mixer frequency is set by a high resolution 40-bit Numerically Controlled Oscillator (NCO). High resolution internal gain, phase and offset control provide outstanding image and LO rejection at the system analog modulator output. An inverse (sin x)/x function ensures controlled flatness at the DAC output. The LVDS DDR receiver interface allows a high data bandwidth (312.5 Msps) at the input.

When the system operation requires to keep the DC component of the complex spectrum which is the case for the zero-IF (direct up conversion) transmitters, the interface between DAC1408D650 or DAC1627D1G25 and BGX7100 must be DC coupled. In that case, the offset compensation for LO cancellation can be handled by making use of the digital offset control in the DAC without using AUXDAC outputs. However, if the complete dynamic range of the signal path of the DAC is preferred to be preserved only for the transmitted signal dynamic but not for the offset control, in that case the AUXDAC outputs are available for this purpose.



7.1 DC Interface without AUXDAC utilization



7.2 DC Interface with AUXDAC utilization for DC offset compensation

7.3 Recommendations about DC interface network:

In this chapter two different types of interface networks were proposed above as the examples. As well as the JESD204A serial interface feature of the DAC1408D650, the flexibility of the BGX7100 in terms of common mode I,Q input dc voltage levels (0.5 V ~3.3 V) and its finite input impedance (200 Ω) simplifies the complete transmit chain application and enables the further integration.

Depending on the preference to control the common mode dc offset, there are two different possibilities. The first possibility is to use the digital offset control in the DAC (through the signal/modulation chain) which needs only a pull-up resistor (100 Ω)) per DAC output (Fig.52). In that case, a small amount of DAC dynamic should be reserved for the offset control purpose. The second possibility is to use the AUXDAC outputs directly for differential offset control (LO cancellation) and combine these outputs with the DAC outputs in a proper way as proposed in Fig.53.

8. Legal information

8.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

8.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

8.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

9. List of figures

Fig 1.	Pin description3
Fig 2.	Evaluation board4
Fig 3.	Evaluation board schematic5
Fig 4.	Evaluation board component placement8
Fig 5.	Evaluation board top layer PCB layout9
Fig 6.	Evaluation board inner layer_1 PCB layout10
Fig 7.	Evaluation board inner layer_2 PCB layout11
Fig 8.	Evaluation board bottom layer PCB layout12
Fig 9.	Evaluation board PCB technology12
Fig 10.	Test setup block diagram13
Fig 11.	LO port input matching single ended14
Fig 12.	LO port input matching differential15
Fig 13.	RF port output matching15
Fig 14.	I/Q input signal16
Fig 15.	Current consumption17
Fig 16.	Voltage gain versus temperature18
Fig 17.	Voltage gain versus common mode19
Fig 18.	Output IP3 ₀ versus temperature20
Fig 19.	Output IP3 ₀ versus common mode21
Fig 20.	1 dB compression point21
Fig 21.	I/Q frequency response22
Fig 22.	Harmonic emissions – one tone at 2 GHz22
Fig 23.	P_{o} and IM2 at 2 GHz23
Fig 24.	IM2 versus $P_{i(lo)}$ on all frequency band24
Fig 25.	Unadjusted sideband suppression versus $P_{i(\text{lo})}$ and temperature25
Fig 26.	Unadjusted sideband suppression versus frequency and temperature
Fig 27.	Unadjusted carrier suppression versus
	frequency and temperature
Fig 28.	Unadjusted carrier suppression versus P _{i(lo)} and temperature
Fig 29.	Adjusted sideband suppression
Fig 30.	Adjusted carrier suppression29
Fig 31.	Noise floor without signal – offset = 5 MHz31
Fig 32.	Noise floor with signal – frequency = 1960 MHz - offset = 10 MHz
Fig 33.	IP3 ₀ , IM3, noise floor and output power32
Fig 34.	Power OFF functionality
Fig 35.	Power OFF functionality
Fig 36.	Power OFF functionality
Fig 37.	Power OFF/ON behavior single ended LO port input matching
Fig 38.	Power OFF/ON behavior differential LO port
J	input matching35
Fig 39.	Sideband and carrier suppression versus single ended and differential LO input matching36

Fig 40.	IM2 versus single ended and differential LO
	input matching36
Fig 41.	One carrier GMSK P _o = 0dBm37
Fig 42.	One carrier GMSK $P_0 = -5dBm$
Fig 43.	One carrier EDGE P _o = -1.5dBm
Fig 44.	One carrier EDGE P _o = -5dBm40
Fig 45.	Six carrier GMSK $P_o = -10dBm$ 41
Fig 46.	One carrier WCDMA P _o = -8dBm42
Fig 47.	One carrier WCDMA - ACLR43
Fig 48.	One carrier WCDMA - EVM43
Fig 49.	Two carriers WCDMA44
Fig 50.	Two carriers WCDMA ACLR45
Fig 51.	Two carriers WCDMA EVM45
Fig 52.	Example of DC interface with V _{i(cm)} of 2.3V46
Fig 53.	Example of DC interface with $V_{i(cm)}$ of 2.59 V with DC offset compensation up to 42 mV via AUXDAC47

10. List of tables

Bill Of Material (BOM) of BGX7100 EVB – LO differential 6		
Bill Of Material (BOM) of BGX7100 EVB – LO single7		
DC offset, phase and gain unbalance and on different		
devices after adjustment		
DC offset, phase and gain unbalance at different frequency		
for the same device		

11. Contents

1.	Introduction3
2.	Product Description3
3.	EVB Circuit Description3
4.	Test Setup13
5.	Quick Start13
6.	Typical Operating Characteristics14
6.1	RF measurements:14
6.2	Comparison between differential and single
	ended LO input:34
6.3	System measurement:
6.3.1	One carrier GMSK37
6.3.2	One carrier Edge39
6.3.3	Six carriers GMSK41
6.3.4	One carrier WCDMA42
6.3.5	Two carriers WCDMA44
7.	DC Interface between DAC1408D650 or
	DAC1627D1G25 and BGX710045
7.1	DC Interface without AUXDAC utilization46
7.2	DC Interface with AUXDAC utilization for DC
	offset compensation47
7.3	Recommendations about DC interface network:
	47
8.	Legal information48
8.1	Definitions48
8.2	Disclaimers48
8.3	Trademarks48
9.	List of figures49
10.	List of tables50
11.	Contents51

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 13 April 2012 Document identifier: AN11014