

# AN10900

## FM+ I2C on LPC1300

Rev. 2 — 1 May 2012

Application note

Table 1. Document information

Info	Content
<b>Keywords</b>	LPC1311FHN33; LPC1313FBD48; LPC1313FHN33; LPC1315FHN33; LPC1315FBD48; LPC1316FHN33; LPC1316FBD48; LPC1317FHN33; LPC1317FBD48; LPC1317FBD64; LPC1342FBD48; LPC1342FHN33; LPC1343FBD48; LPC1343FHN33; LPC1345FHN33; LPC1345FBD48; LPC1346FHN33; LPC1346FBD48; LPC1347FHN33; LPC1347FBD48; LPC1347FBD64; LPC1300, FM+, Fast-mode Plus, I <sup>2</sup> C, Cortex-M3
<b>Abstract</b>	This application note introduces how to use the Fast-mode Plus I <sup>2</sup> C of LPC1300 with demo code and an I <sup>2</sup> C demo board. NXP PCF9674 and PCA9632 are used as FM+ slave examples. I <sup>2</sup> C high speed design concerns are also discussed.



## Revision history

Rev	Date	Description
2	20120501	Updated <a href="#">Section 3.</a>
1	20091217	Initial version.

## Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 1. Introduction

The LPC1300 is a family of ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. Each microcontroller contains an I<sup>2</sup>C-bus interface.

This I<sup>2</sup>C-bus interface supports the full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of up to 1 Mbit/s. Also supported are multiple address recognition and monitor mode. In Fast-mode Plus, rates from 400 kHz to 1 MHz may be selected.

This document will give an example of how to implement Fast-mode Plus on the LPC1300 family of parts and describes I<sup>2</sup>C high-speed design concerns.

## 2. How to implement FM+ on LPC1300

### 2.1 LPC1300 I<sup>2</sup>C Fast-mode Plus

Fast-mode Plus supports a 1 Mbit/sec transfer rate to communicate with the I<sup>2</sup>C-bus products that NXP Semiconductors is now providing.

PIO0\_4 and PIO0\_5 are the pins used for the I<sup>2</sup>C interface. In order to use Fast-mode Plus, the I2C pins must be properly configured in the IOCONFIG register block as shown in [Table 2](#) and [0](#).

**Table 2. IOCON\_PIO0\_4 register (IOCON\_PIO0\_4 address 0x4004 4030) bit description**

Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function	000
		000	Selects function PIO0_4	
		001	Selects I <sup>2</sup> C function SCL	
		010 to 111	Reserved	
7:3		-	Reserved	00000
9:8	I2CMODE		Selects I <sup>2</sup> C mode	00
		00	Standard mode/ Fast-mode I <sup>2</sup> C	
		01	Fast-mode Plus I <sup>2</sup> C	
		11	Reserved	
31:10	-	-	Reserved	-

**Table 3. IOCON\_PIO0\_5 register (IOCON\_PIO0\_5 address 0x4004 4034) bit description**

Bit	Symbol	Value	Description	Reset value
2:0	FUNC		Selects pin function	000
		000	Selects function PIO0_5	
		001	Selects I <sup>2</sup> C function SDA	
		010 to 111	Reserved	
7:3		-	Reserved	00000
9:8	I2CMODE		Selects I <sup>2</sup> C mode	00
		00	Standard mode/ Fast-mode I <sup>2</sup> C	
		01	Fast-mode Plus I <sup>2</sup> C	
		11	Reserved	
31:10	-	-	Reserved	-

For Fast-mode Plus, FUNC(Bit 2:0) should be 001 and I2CMODE(Bit 9:8) should be 01.

After configuring Fast-mode Plus, the I<sup>2</sup>C pins are configured with the input glitch filter enabled (this includes an open-drain output according to the I<sup>2</sup>C-bus specification). In this mode, the pins function as high-current sinks.

## 2.2 Example

The demo has been developed with Keil's MDK 3.70 environment and tested on an NXP LPC1300 board and an I<sup>2</sup>C slave board. An IAR project based on EWARM 5.40 is also provided.

### 2.2.1 Hardware

NXP's LPC1300 and an I<sup>2</sup>C FM+ demo board consist of the hardware environment. A 30 cm I<sup>2</sup>C cable connects LPC1300 and I<sup>2</sup>C FM+ demo board.

The I<sup>2</sup>C FM+ board schematic is shown in [Fig 1](#).

The NXP PCA9674 and PCA9632 were selected as the Fast-mode Plus I<sup>2</sup>C slaves.

The PCA9674 is an NXP Remote 8-bit I/O expander for FM+ I<sup>2</sup>C-bus. In this example, P0~P3 are configured as inputs and P4~P7 are configured as outputs to drive LEDs.

The PCA9632 is an NXP 4-bit FM+ I<sup>2</sup>C-bus low power LED driver. In this example, the PCA9632 is used to drive four LEDs. The LED blink frequency is changed to show whether the I<sup>2</sup>C-bus is in FM+ mode or standard I<sup>2</sup>C mode.




Fig 1. I<sup>2</sup>C slave board schematic

S1.1~S1.3 are the address selectors for the PCA9674. Setting all switches to ON will configure the PCA9674 address as 0x40.

S1.4 is the mode select switch. Switch it ON to configure the I<sup>2</sup>C-bus as FM+ mode and switch it OFF to configure the I<sup>2</sup>C-bus to standard I<sup>2</sup>C mode. D1~D4 are indicators for S1.4~S1.7.

LED D5~D8 are driven by the PCA9632 and are used to show the I<sup>2</sup>C mode via blinking frequency.

J3~J6 are jumpers to configure the I2C pull up resistors.

2.2.2 Software

The example software is designed to demonstrate Fast-mode Plus I<sup>2</sup>C using the LEDs. Two source code files are provided, I2C.c and I2CTest.c.

2.2.2.1 I2C.c

I2C.c contains the I<sup>2</sup>C related functions which are called by the main routine.

Table 4. I2C.c functions

Functions	Description
void I2C_IRQHandler(void)	I <sup>2</sup> C interrupt handler- used for master mode only.
uint32_t I2CStart( void )	Create an I <sup>2</sup> C start condition.
uint32_t I2CStop( void )	Set the I <sup>2</sup> C stop condition.
uint32_t I2CInit( uint32_t I2cMode )	Initialize the I <sup>2</sup> C controller.
uint32_t I2CEngine( void )	Complete an I <sup>2</sup> C transaction from start to stop.

## 2.2.2.2 I2CTest.c

I2CTest.c is the main routine to read and write the I<sup>2</sup>C data/command to the slaves:

```

1  while(1)
2  {
3      /* Write PCA9674 0xFF to config I/Os as input and read I/Os back */
4      /* Write SLA(W), data(0xFF), SLA(R), and read 2 byte back. */
5      I2CWriteLength = 2;
6      I2CReadLength = 2;
7      I2CMasterBuffer[0] = PCA9674_ADDR;
8      I2CMasterBuffer[1] = 0xFF;
9      I2CMasterBuffer[2] = PCA9674_ADDR | RD_BIT;
10     I2CEngine();
11
12     /* PCA9674 P0 as switch for FM+(1Mbps) and standard/FM(400Kbps) I2C */
13     if (I2CSlaveBuffer[0] & 0x01)
14     {
15         /* I2C FM+ mode */
16         LPC_IOCON->PIO0_4    &= ~0x0000031F; /* I2C FM+ I/O config */
17         LPC_IOCON->PIO0_4    |= 0x00000101; /* I2C FM+ SCL */
18         LPC_IOCON->PIO0_5    &= ~0x0000031F;
19         LPC_IOCON->PIO0_5    |= 0x00000101; /* I2C FM+ SDA */
20         /*--- Reset Baud Rate to 1Mbps ---*/
21         LPC_I2C->SCLL    = 48;//24;//0x18;
22         LPC_I2C->SCLH    = 48;//24;//0x18;
23     }
24     else
25     {
26         /* I2C standard/FM */
27         LPC_IOCON->PIO0_4    &= ~0x1F; /* I2C I/O config */
28         LPC_IOCON->PIO0_4    |= 0x01; /* I2C SCL */
29         LPC_IOCON->PIO0_5    &= ~0x1F;
30         LPC_IOCON->PIO0_5    |= 0x01; /* I2C SDA */
31         /*--- Reset Baud Rate to 62.5Kbps ---*/
32         LPC_I2C->SCLL    = 96;//192;//384;//2400;//0x180;
33         LPC_I2C->SCLH    = 96;//192;//384;//2400;//0x180;
34     }
35
36     /* Write SLA(W), data1 */
37     I2CWriteLength = 2;
38     I2CReadLength = 0;
39     I2CMasterBuffer[0] = PCA9674_ADDR;
40     I2CMasterBuffer[1] = (I2CSlaveBuffer[0] << 4) | 0x0F;
41     I2CEngine();
42
43     /* Write PCA9632 config parameters for LED dimming */
44     /* Write SLA(W), CON, 00H ~ 0Ch */
45     I2CWriteLength = 6;
46     I2CReadLength = 0;
47     I2CMasterBuffer[0] = PCA9632_ADDR;
48     I2CMasterBuffer[1] = 0xC2; /* Control register

```

```

49     I2CMasterBuffer[2] = temp;           // PWM0
50     I2CMasterBuffer[3] = temp + 0x40;    // PWM1
51     I2CMasterBuffer[4] = temp + 0x80;    // PWM2
52     I2CMasterBuffer[5] = temp + 0xC0;    // PWM3
53
54     I2CEngine();
55
56     /* update the brightness */
57     temp1++;
58     temp = temp + (((temp1 % 2) == 0) ? 1 : 0);
59 }

```

### 2.2.3 Conditions and test results

On the I<sup>2</sup>C FM+ demo board, we configure J3 and J5 closed, J4 and J6 open to select the pull up resistance as 4.7 KΩ.

Software can set values for the registers I2SCLH and I2SCLL to select the appropriate data rate and duty cycle. I2SCLH defines the number of PCLK\_I2C cycles for the SCL high time; I2SCLL defines the number of PCLK\_I2C cycles for the SCL low time. The frequency is determined by the below formula (PCLK\_I2C is the frequency of the system clock):

$$I2Cbitfrequency = \frac{PCLKI2C}{I2SCLH + I2SCLL}$$

Software configures PCLKI2C as 48 MHz, and various I<sup>2</sup>C speeds are generated by different I2SCLH AND I2SCLL configurations as shown in [Table 5](#) below:

**Table 5. I<sup>2</sup>C speed configurations**

Condition	I <sup>2</sup> C bit frequency	I <sup>2</sup> C mode	PCLKI2C	I2SCLH	I2SCLL
1	10 Kbps	Standard mode/Fast-mode I <sup>2</sup> C	48 MHz	2400	2400
2	62.5 Kbps	Standard mode/Fast-mode I <sup>2</sup> C	48 MHz	384	384
3	125 Kbps	Standard mode/Fast-mode I <sup>2</sup> C	48 MHz	192	192
4	250 Kbps	Standard mode/Fast-mode I <sup>2</sup> C	48 MHz	96	96
5	500 Kbps	Fast-mode Plus I <sup>2</sup> C	48 MHz	48	48
6	1000 Kbps	Fast-mode Plus I <sup>2</sup> C	48 MHz	24	24

2.2.3.1 Condition 1: I<sup>2</sup>C speed 10 Kbps, Standard mode/Fast-mode




Fig 2. Condition 1: I<sup>2</sup>C speed 10 Kbps, Standard mode/Fast-mode



2.2.3.2 Condition 2: I<sup>2</sup>C speed 62.5 Kbps, Standard mode/Fast-mode




Fig 3. Condition 2: I<sup>2</sup>C speed 62.5 Kbps, Standard mode/Fast-mode

2.2.3.3 Condition 3: I<sup>2</sup>C speed 125 Kbps, Standard mode/Fast-mode




Fig 4. Condition 3: I<sup>2</sup>C speed 125 Kbps, Standard mode/Fast-mode

2.2.3.4 Condition 4: I<sup>2</sup>C speed 250 Kbps, Standard mode/Fast-mode




Fig 5. Condition 4: I<sup>2</sup>C speed 250 Kbps, Standard mode/Fast-mode

2.2.3.5 Condition 5: I<sup>2</sup>C speed 500 Kbps, Fast-mode Plus





Fig 6. Condition 5: I<sup>2</sup>C speed 500 Kbps, Fast-mode Plus

### 2.2.3.6 Condition 6: I<sup>2</sup>C speed 1000 Kbps, Fast-mode Plus



## 3. I<sup>2</sup>C baud rate error at high speed

### 3.1 Description

As shown in section 2.2.3 test results, the measured I<sup>2</sup>C speed does not match the configured speed. [Table 6](#) shows the error in each condition.

**Table 6. I<sup>2</sup>C bit rate error**

I <sup>2</sup> C speed configured	I <sup>2</sup> C speed measured	Error
10 Kbps	10 Kbps	0 %
62.5 Kbps	61.728 Kbps	-1.24 %
125 Kbps	121.951 Kbps	-2.44 %
250 Kbps	240.964 Kbps	-3.61 %
500 Kbps	458.716 Kbps	-8.26 %
1000 Kbps	877.193 Kbps	-12.3 %

The error becomes larger as the I<sup>2</sup>C speed is increased. This is understood and explained here. The I<sup>2</sup>C master monitors its own outgoing clock edges, and each clock cycle cannot start until the SCL pin returns high. Since I<sup>2</sup>C pins are open-drain, the bus is pulled high by pull-up resistors. An I<sup>2</sup>C slave can implement flow control by holding the

clock SCL low. The master is designed to wait until the clock is released before sending the next clock.

Typically on a high-speed I<sup>2</sup>C-bus you would see a sharp high-to-low transition and a slower low-to-high transition. The asymmetry is caused by using a pull-up resistor instead of an active driver to pull up the bus.

A per-clock delay can be caused by the inherent rise time seen on the bus. Slow rise time on the SCL pin is indistinguishable from slave clock stretching. The “electrical clock stretching” delay is constant relative to the speed of the bus, but variable relative to the capacitive loading on the SCL pin. This delay would increase the clock period by a constant amount. When the I<sup>2</sup>C-bus is in a higher speed mode, this constant amount will take more share of the clock period, and make the I<sup>2</sup>C speed lower than the speed configured.

## 4. Conclusion

---

Today, a single I<sup>2</sup>C channel must support many diverse tasks simultaneously such as product authentication, EEPROM reads, temperature measurement, and power system margining. For this reason, performance has become critical. The LPC1300's integrated Fast-mode plus I<sup>2</sup>C controller provides an easy way to improve I<sup>2</sup>C-bus performance by more than 2x without adding cost or complexity. The only critical task is to make sure that the I<sup>2</sup>C-bus meets the required electrical specs such as capacitance and includes proper termination. NXP's product line includes many FM+ capable I<sup>2</sup>C devices besides the LPC1300 series microcontroller.

## 5. Legal information

### 5.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 5.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned

application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

### 5.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

**I<sup>2</sup>C-bus** — is a trademark of NXP B.V.



## 6. Contents

---

<b>1.</b>	<b>Introduction .....</b>	<b>3</b>
<b>2.</b>	<b>How to implement FM+ on LPC1300.....</b>	<b>3</b>
2.1	LPC1300 I <sup>2</sup> C Fast-mode Plus .....	3
2.2	Example .....	4
2.2.1	Hardware.....	4
2.2.2	Software .....	5
2.2.2.1	I2C.c.....	5
2.2.2.2	I2CTest.c.....	6
2.2.3	Conditions and test results .....	7
2.2.3.1	Condition 1: I <sup>2</sup> C speed 10 Kbps, Standard mode/Fast-mode .....	8
2.2.3.2	Condition 2: I <sup>2</sup> C speed 62.5 Kbps, Standard mode/Fast-mode .....	9
2.2.3.3	Condition 3: I <sup>2</sup> C speed 125 Kbps, Standard mode/Fast-mode .....	10
2.2.3.4	Condition 4: I <sup>2</sup> C speed 250 Kbps, Standard mode/Fast-mode .....	11
2.2.3.5	Condition 5: I <sup>2</sup> C speed 500 Kbps, Fast-mode Plus .....	12
2.2.3.6	Condition 6: I <sup>2</sup> C speed 1000 Kbps, Fast-mode Plus .....	13
<b>3.</b>	<b>I<sup>2</sup>C baud rate error at high speed.....</b>	<b>13</b>
3.1	Description .....	13
<b>4.</b>	<b>Conclusion.....</b>	<b>15</b>
<b>5.</b>	<b>Legal information .....</b>	<b>16</b>
5.1	Definitions .....	16
5.2	Disclaimers.....	16
5.3	Trademarks .....	16
<b>6.</b>	<b>Contents.....</b>	<b>17</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

---

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: <http://www.nxp.com>  
For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 1 May 2012  
Document identifier: AN10900\_2