

Application Note

AN1066/D
Rev. 1, 11/2001

*Interfacing the
MC68HC05C5 SIOP
to an I²C Peripheral*

By Naji Naufel

Introduction

When designing a system based on a standard, non-custom designed, microcontroller unit (MCU), the user is faced with the problem of not having all the desired peripheral functions on chip. This problem can be solved by interfacing the MCU to an off-chip set of peripherals. An ideal interface is a synchronous serial communication port. Unfortunately, these peripherals may not have a serial interface that is compatible with the Freescale simple synchronous serial I/O port (SIOP).

This document demonstrates how the SIOP on the MC68HC05C5 can be interfaced to an I²C peripheral, the PCF8573 clock/timer. The MC68HC05C5 was chosen because its SIOP has a programmable clock polarity.

The serial peripheral interface (SPI) on the MC68HC05C4 cannot be used in the interface because the SPI pins cannot be used as output pins when the SPI is off.

SIOP Definition

The SIOP (see **Figure 1**) is a three-wire master/slave system including:

- Serial clock (SCK)
- Serial data input (SDI)
- Serial data output (SDO)

A programmable option determines whether the SIOP handles data most significant bit (MSB) or least significant bit (LSB) first.




Figure 1. SIOP Block Diagram

SIOP Signal Format

The SCK, SDO, and SDI signals are discussed in the following paragraphs.

Serial Clock (SCK)

The state of SCK between transmissions can be either a logic 1 or a logic 0. The first falling edge of SCK signals the beginning of a transmission. At this time, the first bit of received data is presented to the SDI pin, and the first bit of transmitted data is presented at the SDO pin (see [Figure 2](#)). When CPOL= 0, the first falling edge occurs internal to the SIOP. Data is captured at the SDI pin on the rising edge of SCK. Subsequent falling edges shift the data and accept or present the next bit. When CPOL = 1, transmission ends at the eighth rising edge of SCK. When CPOL = 0, transmission ends at the eighth falling edge of SCK.

Format is the same for master mode and slave mode except that SCK is an internally generated output in master mode and an input in slave mode. The master mode transmission frequency is fixed at E/4.

Serial Data Out (SDO)

The SDO pin becomes an output when the SIOP is enabled. The state of SDO always reflects the value of the first bit received on the previous transmission, if a transmission occurred. Prior to enabling the SIOP, PB5 can be initialized to determine the beginning state, if necessary. While the SIOP is enabled, PB5 cannot be used as a standard output since that pin is coupled to the last stage of the serial shift register. On the first falling edge of SCK, the first data bit to be shifted out is presented to the output pin.




Figure 2. SIOP Timing

Serial Data Input (SDI)

The SDI pin becomes an input when the SIOP is enabled. New data may be presented to the SDI pin on the falling edge of SCK. Valid data must be present at least 100 ns before the rising edge of the clock and remain valid 100 ns after that edge.

SIOP Registers

The SIOP contains the following registers:

- SIOP control register (SCR)
- SIOP status register (SSR)
- SIOP data register (SDR)

SIOP Control Register

This register, located at address \$000A, contains three bits (see [Figure 3](#)).

Address: \$000A

	Bit 7	6	5	4	3	2	1	Bit 0
Reset:	0	0	0	0	1	0	0	0
		SPE		MSTR	CPOL			

Figure 3. SIOP Control Register

SPE — Serial Peripheral Enable

When set, this bit enables the SIOP and initializes the port B data direction register (DDR) such that PB5 (SDO) is output, PB6 (SDI) is input, and PB7 (SCK) is an input in slave mode and an output in master mode. The port B

DDR can be subsequently altered as the application requires, and the port B data register (except for PB5) can be manipulated as usual; however, these actions could affect the transmitted or received data. When SPE is cleared, port B reverts to standard parallel I/O without affecting the port B data register or DDR. SPE is readable and writable any time, but clearing SPE while a transmission is in progress will abort the transmission, reset the bit counter, and return port B to its normal I/O function. Reset clears this bit.

MSTR — Master Mode

When set, this bit configures the SIOP for master mode, which means that the transmission is initiated by a write to the data register and SCK becomes an output, providing a synchronous data clock at a fixed rate of the bus clock divided by 4. While the device is in master mode, SDO and SDI do not change function; these pins behave exactly as they would in slave mode. Reset clears this bit and configures the SIOP for slave operation. MSTR may be set at any time regardless of the state of SPE. Clearing MSTR will abort any transmission in progress.

CPOL — Clock Polarity

When CPOL is set, SCK idles high, and the first data bit is seen after the first falling edge. When CPOL is cleared, the SCK idles low, and the first data bit is seen after the first falling edge, which occurs internally (see [Figure 2](#)).

SIOP Status Register (SSR)

Located at address \$000B, the SSR contains only two bits (see [Figure 4](#)).

Address: \$000B

	Bit 7	6	5	4	3	2	1	Bit 0
	SPIF	DCOL	0	0	0	0	0	0
Reset:	0	0	0	0	0	0	0	0

Figure 4. SIOP Status Register

SPIF — Serial Peripheral Interface Flag

This bit is set on the last rising clock edge, indicating that a data transfer has occurred. SPIF has no effect on further transmissions and can be ignored without problem. SPIE is cleared by reading the SSR with SPIF set, followed by a read or write of the SDR. If it is cleared before the last edge of the next byte, it will be set again. Reset also clears this bit.

DCOL — Data Collision

DCOL is a read-only status bit that indicates an invalid access to the data register has been made. A read or write of SDR during a transmission results in invalid data being transmitted or received. DCOL is cleared by reading the SSR with SPIF set, followed by a read or write of the SDR. If the last part of the clearing sequence is done after another transmission has

been started, DCOL will be set again. If DCOL is set and SPIF is not set, clearing DCOL requires turning the SIOP off, then turning it back on using the SPE bit in the SCR. Reset also clears this bit.

SIOP Data Register (SDR)

Located at address \$000C, SDR is both the transmit and receive data register (see [Figure 5](#)). This system is not double buffered; thus, any write to this register destroys the previous contents. The SDR can be read at any time, but if a transmission is in progress, the results may be ambiguous. Writes to the SDR while a transmission is in progress can cause invalid data to be transmitted and/or received. This register can be read and written only when the SIOP is enabled (SPE = 1).

Address: \$000C

Bit 7	6	5	4	3	2	1	Bit 0
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Reset:

Unaffected by reset

Figure 5. SIOP Data Register

I²C Definition

The inter IC (I²C) is a two-wire half-duplex serial interface with data transmitted/received MSB first. The two wires are a serial data line (SDA) and a serial clock line (SCL).

The protocol consists of a start condition, slave address, n bytes of data, and a stop condition (see [Figure 6](#)). Each byte is followed by an acknowledge bit. A start condition is defined as a high-to-low transition on SDA while SCL is high; a stop condition is defined as a low-to-high transition on SDA while SCL is high (see [Figure 9](#)). An acknowledge is a low logic level sent by the addressed receiving device during the ninth clock period. A master receiver signals the end of data by not generating an acknowledge after the last byte has left the slave device.




Figure 6. PCF8573 Serial Data Format

Interfacing the SIOP to the PCF8573

The PCF8573 has an address of 11010 A1 A0, where A1 and A0 give the device a one-of-four address assigned by two hardware pins. Bit 0 of the address byte is the read/write indicator (see [Figure 7](#)).

Bit 7	6	5	4	3	2	1	Bit 0
1	1	0	1	0	A1	A0	R/W
MSB				LSB			

Figure 7. Address Byte

The byte following the address byte is the mode pointer used to control register access inside the PCF8573. Subsequent bytes following the mode pointer contain data read from or written to the clock/timer. Clock data is in binary-coded decimal format with two digits per byte.

Hardware Description

The SIOPI is used as master by setting the MSTR bit in the SPCR. PB7/SCK is connected to SCL. Since the PCF8573 has a bidirectional data line (SDA) and the SIOPI has separate input and output pins, the SDO and the SDI pins need to be connected. A resistor must be used for this connection because port B is not open-drain (see [Figure 8](#)). The SEC pin, which goes high every second, is connected to PA7, which is polled by software to keep a seconds count.

When receiving data from the clock timer, an \$FF is transmitted by the SIOP, which makes the resistor (R3), in series with the SDO pin, look like a pullup to V_{DD} ; therefore, SDO will not interfere with data coming from the SDA pin.




Figure 8. MC68HC05C5 Connection to PCF8573

Software Description

To generate the timing required by the I²C, the user has to manipulate the port B pins as I/O and SIOP pins (see **Figure 9**). Before any data transactions, PB5 and PB7 are initialized high. While the SIOP is off (SPE = 0), PB5 is cleared to zero while PB7 is still high, creating a start condition. The SIOP is then enabled with CPOL = 0 and MSTR = 1 and a byte is transmitted. After transmission is complete, the SIOP is turned off (SPE = 0), and PB7 is toggled high, then low, to generate the acknowledge clock. If the MCU is sending data, PB5 is forced high during the acknowledge pulse; otherwise, it is forced low to let the slave know that the byte has been received. If needed, the stop condition is accomplished by clearing PB5, setting PB7, then setting PB5.

To satisfy the 100-kHz serial clock maximum rating of the PCF8573, the MC68HC05C5 must be slowed to run at a bus speed of 250 kHz, which gives a serial clock rate of 62.5 kHz.




Figure 9. SIOP-Generated Timing

Software Application

In demonstrating how the SIOP is interfaced to an I²C peripheral, the author developed a complex application having time and calendar functions.

This application interfaces serially with a terminal to allow the user to initialize the PCF8573 with the time and date (see [Figure 8](#)). After the software prompts the user to enter the date (month, day, hour, and minutes), it starts displaying the information every second (see [Figure 10](#)). Every second the SEC pin goes high, telling the software to read the PCF8573 data and display it along with the software-kept seconds.

To initialize clock data, use the following sequence:

1. Send \$D0 with start bit (ADDRESS)
2. Send \$00 without start bit (CONTROL)
3. Send hours data without start bit
4. Send minutes data without start bit
5. Send day data without start bit
6. Send month data without start bit
7. Generate stop bit

To read clock data, use the following sequence:

1. Send \$D0 with start bit (ADDRESS)
2. Send \$00 without start bit (CONTROL)
3. Set up for low acknowledge bit transmit
4. Send \$D1 with start bit (ADDRESS)
5. Send \$FF without start bit to receive hours
6. Send \$FF without start bit to receive minutes
7. Send \$FF without start bit to receive day
8. Send \$FF without start bit to receive month
9. Generate stop bit

Since the MC68HC05C5 does not have a universal asynchronous receiver transmitter (UART), the interface to the terminal was implemented in software. See subroutines INCHAR and OUTCHAR in [Appendix A. Program Listing](#).




Figure 10. Program Flowchart

Appendix A. Program Listing

```

0001      ****
0002      *
0003      * This program is written to demonstrate interfacing the Freescale
0004      * Simple Serial I/O (SIOP) bus to the SIGNETICS IIC bus.
0005      * The 2 devices used are the MC68HC05C5 MCU and the PCF8573 clock/timer.
0006      * Bus speed is 250 kHz.
0007      * The MCU is used as a master and the clock/timer is used as a
0008      * slave. Some software intervention has to be done so that the
0009      * SIOP meets all IIC specifications.
0010      * The MCU displays clock data on a terminal screen at 2400 baud
0011      *
0012      * Written by : Naji Naufel
0013      * CSIC MCU Design
0014      * Austin, Texas
0015      *
0016      ****
0017
0018 0000      porta    equ     $00      ;port a data register
0019 0001      portb    equ     $01      ;port b data register
0020 0002      portc    equ     $02      ;port c data register
0021 0004      ddra     equ     $04      ;port a data direction register
0022 0005      ddrb     equ     $05      ;port b data direction register
0023 0006      ddrc     equ     $06      ;port c data direction register
0024 000a      spcr     equ     $0a      ;spi control register
0025 000b      spsr     equ     $0b      ;spi status register
0026 000c      spdr     equ     $0c      ;spi data register
0027      *
0028 00d1      raddr    equ     $d1      ;peripheral address for read
0029 00d0      waddr    equ     $d0      ;peripheral address for write
0030
0031 0080      ram      equ     $80      ;start of ram space
0032      *
0033 0080      org     ram
0034 0080      sec      rmb     1        ;seconds byte
0035 0081      control  rmb     1        ;control byte
0036 0082      ack      rmb     1        ;acknowledge polarity
0037 0083      hour     rmb     1
0038 0084      min      rmb     1
0039 0085      month    rmb     1
0040 0086      day      rmb     1
0041 0087      savx    rmb     1
0042 0088      sava    rmb     1
0043 0089      xtemp   rmb     1
0044 008a      count   rmb     1
0045 008b      InChar  rmb     1
0046 008c      OutChar rmb     1
0047 008d      atemp   rmb     1
0048 0083      cdelay  rmb     1        ;delay variable for serial routines
0049
0050
0051
0052      ****
0053      * start of program
0054
0055 0200      org     $0200
0056      * all timing is based on a 500 kHz crystal
0057      *
0058
0059 0200      begin   equ     *

```

```

0060 0200 a6 02          lda    #%%00000010
0061 0202 b7 00          sta    porta      ;TX pin high
0062 0204 b7 04          sta    ddra       ;PA1=TX pin, PA0=RX pin
0063 0206 a6 a0          lda    #%%10100000 ;pb7=pb5=output, pb6=input
0064 0208 b7 01          sta    portb
0065 020a b7 05          sta    ddrb
0066 020c ae 03          ldx    #3
0067 020e d6 04 07          lda    delays,x
0068 0211 b7 8e          sta    cdelay     ;2400 baud
0069 0213 a6 10          lda    #%%00010000 ;mstr=1, cpol=0, siop still off
0070 0215 b7 0a          sta    spcr
0071 0217 b7 82          sta    ack        ;ack flag non-zero, high acknowledge
0072
0073 0219 cd 03 85          jsr    crlf
0074 021c cd 03 76          jsr    outmsg    ;print "ENTER MM/DD HH:MM"
0075 021f cd 02 85          jsr    getdate   ;get month
0076 0222 b7 85          sta    month
0077 0224 cd 03 90          jsr    inchar    ;dummuy char '/'
0078 0227 cd 02 85          jsr    getdate   ;get day
0079 022a b7 86          sta    day
0080 022c cd 03 90          jsr    inchar    ;dummy space
0081 022f cd 02 85          jsr    getdate   ;get hours
0082 0232 b7 83          sta    hour
0083 0234 cd 03 90          jsr    inchar    ;dummy ':'
0084 0237 cd 02 85          jsr    getdate   ;get minutes
0085 023a b7 84          sta    min
0086 023c cd 03 90          again  jsr    inchar    ;wait for <CR>
0087 023f a1 0d          cmp    #$0d
0088 0241 26 f9          bne    again
0089 0243 cd 03 85          jsr    crlf
0090
0091          * issue a reset prescaler command
0092          *
0093 0246 a6 20          lda    #$20
0094 0248 b7 81          sta    control
0095 024a cd 02 d2          jsr    addrcnt1
0096 024d cd 02 cb          jsr    stop
0097
0098          * initialize the clock
0099          *
0100 0250 a6 00          lda    #$00
0101 0252 b7 81          sta    control
0102 0254 cd 02 d2          jsr    addrcnt1 ;send address/control bytes
0103 0257 cd 02 db          jsr    senddata ;send 4 data bytes
0104
0105          * issue a reset prescaler command
0106          *
0107 025a a6 20          lda    #$20
0108 025c b7 81          sta    control
0109 025e cd 02 d2          jsr    addrcnt1
0110 0261 cd 02 cb          jsr    stop
0111
0112 0264 3f 80          clr    sec        ;clear seconds counter
0113 0266 0f 00 fd          sec_pin brclr 7,porta,* ;wait for SEC pin to go high
0114 0269 cd 03 31          jsr    dispdata ;display clock data
0115 026c 0e 00 fd          brset  7,porta,* ;wait until pin goes low
0116 026f 20 f5          bra    sec_pin
0117          *
0118 0271 45 4e 54 45          msg    fcc      "ENTER MM/DD HH:MM"
52 20 4d 4d
2f 44 44 20
48 48 3a 4d
4d
0119 0282 0d 0a 04          fcb    $0d,$0a,$04

```

```

0120
0121
0122
0123 ****
0124 * This routine reads 2 ASCII characters and converts them into
0125 * 2 BCD digits in Acc. A.
0126 ****
0127
0128 0285      get date  equ   *
0129 0285 cd 03 90    jsr    inchar      ;get character
0130 0288 a0 30    sub   #$30       ;convert to binary
0131 028a 48      lsla
0132 028b 48      lsla
0133 028c 48      lsla
0134 028d 48      lsla      ;make it upper nibble
0135 028e b7 88    sta    sava
0136 0290 cd 03 90    jsr    inchar      ;get second ASCII char.
0137 0293 a0 30    sub   #$30
0138 0295 bb 88    add    sava      ;2 BCD digit is in Acc. A now
0139 0297 81      rts
0140
0141 ****
0142 * Convert a binary byte in Acc. A into a 2 digit BCD number
0143 * in Acc. A and display it as 2 ASCII chars.
0144 ****
0145
0146 0298      bin_dec  equ   *
0147 0298 5f      clrx
0148 0299 a0 0a    sub   #10      ;clear number of subtraction counter
0149 029b 2b 03    bmi   no_tens   ;see how many times it is divisible
0150 029d 5c      incx
0151 029e 20 f9    bra   sub_more  ;by 10
0152 02a0 ab 0a    no_tens add   #10      ;increment counter
0153 02a2 58      lslx
0154 02a3 58      lslx
0155 02a4 58      lslx
0156 02a5 58      lslx
0157 02a6 bf 88    stx   sava
0158 02a8 bb 88    add    sava      ;put 10's digit in upper nibble of X
0159 02aa ad 42    bsr   bcd       ;merge both nibbles in Acc. A
0160 02ac 81      rts
0161
0162
0163 ****
0164 *
0165 * This subroutine transfers a byte from the HC05's SPI to the IIC
0166 * peripheral. Data is in reg X upon entry.
0167 * w_start is the entry point for sending a start bit.
0168 * Start is the entry point for transferring data without a start condition.
0169 *
0170 ****
0171 *
0172 02ad      w_start  equ   *
0173 02ad 1e 01    bset  7,portb   ;takes SCL line high
0174 02af 1b 01    bclr  5,portb   ;start condition
0175 02b1      nostart  equ   *
0176 02b1 1c 0a    bset  6,spcr    ;enable SPI, SPE-1
0177 02b3 bf 0c    stx   spdr     ;send data
0178 02b5 0f 0b fd    wait   brclr 7,spsr,wait ;wait for end of transmission
0179 *
0180 02b8 1b 0a    bclr  6,spcr    ;clear SPE, disable SPI
0181 *
0182 02ba 3d 82    tst    ack      ;test acknowledge flag
0183 02bc 26 04    bne   hi_ack   ;keep ack high

```

```

0184 02be 1b 01      lo_ack    bclr   5,portb    ;else, clear ack bit
0185 02c0 20 02      bra     hi_ackl    ;generate ack clock
0186      *
0187 02c2 1a 01      hi_ack    bset   5,portb    ;send high ACK bit
0188 02c4 1e 01      hi-ackl   bset   7,portb    ;take pb7 (SCL) high
0189 02c6 1f 01      bclr   7,portb
0190 02c8 1a 01      bset   5,portb    ;return data pin high
0191 02ca 81          rts
0192
0193
0194
0195
0196      ****
0197      *
0198      * The following routine (stop) creates a stop condition.
0199      *
0200      ****
0201      *
0202 02cb      stop    equ    *
0203 02cb 1b 01      bclr   5,portb    ;bring SDA low
0204 02cd 1e 01      bset   7,portb    ;bring SCL high
0205 02cf 1a 01      bset   5,portb    ;bring SDA high
0206 02d1 81          rts
0207
0208
0209
0210
0211
0212      ****
0213      *
0214      * The following routine sends 2 bytes. An address byte followed
0215      * by a control byte in control.
0216      *
0217      ****
0218      *
0219 02d2      addrcntl equ    *
0220 02d2 ae d0      ldx    #waddr    ;(r/w=0)
0221 02d4 ad d7      bsr    w_start    ;send address with start condition
0222 02d6 be 81      ldx    control
0223 02d8 ad d7      bsr    nostart   ;send control byte without start
0224 02da 81          rts
0225
0226
0227
0228      ****
0229      *
0230      * The following routine sends 4 bytes.
0231      *
0232      ****
0233      *
0234 02db      senddata equ    *
0235 02db be 83      ldx    hour
0236 02dd ad d2      bsr    nostart   ;send hours
0237 02df be 84      ldx    min
0238 02e1 ad ce      bsr    nostart   ;send minutes
0239 02e3 be 86      ldx    day
0240 02e5 ad ca      bsr    nostart   ;send days
0241 02e7 be 85      ldx    month
0242 02e9 ad c6      bsr    nostart   ;send months
0243 02eb ad de      bsr    stop     ;stop condition
0244 02ed 81          rts
0245
0246

```

```

0247 ****
0248 * Output 2 BCD digits in A as ASCII chars.
0249 ****
0250
0251 02ee      bcd    equ    *
0252 02ee b7 88  sta    sava      ;save A
0253 02f0 cd 04 0b jsr    outlhf    ;output left half
0254 02f3 b6 88  lda    sava
0255 02f5 cd 04 0f jsr    outrf    ;output right half
0256 02f8 81    rts
0257
0258
0259 ****
0260 *
0261 * The following routine reads a data byte.
0262 *
0263 ****
0264 *
0265 02f9      read   equ    *
0266 02f9 a6 00  lda    #$00
0267 02fb b7 81  sta    control
0268 02fd 4c    inca
0269 02fe b7 82  sta    ack      ;high ack bit (ack non-zero)
0270 0300 cd 02 d2 jsr    addrcntl ;send address/control
0271 0303 ae d1  ldx    #raddr   ;(r/w=1)
0272 0305 ad a6  bsr    w_start  ;send address with start condition
0273 0307 3f 82  clr    ack      ;low ack bit
0274 0309 ae ff  ldx    #$ff     ;and read 4 data bytes
0275 030b ad a4  bsr    nostart ;keep mosi open drain (high)
0276 030d b6 0c  lda    spdr     ;get received data
0277 030f b7 83  sta    hour    ;hours
0278 0311 ae ff  ldx    #$ff
0279 0313 ad 9c  bsr    nostart
0280 0315 b6 0c  lda    spdr
0281 0317 b7 84  sta    min     ;minutes
0282 0319 ae ff  ldx    #$ff
0283 031b cd 02 b1 jsr    nostart
0284 031e b6 0c  lda    spdr
0285 0320 b7 86  sta    day     ;days
0286 0322 3c 82  inc    ack      ;high ack bit for last bit received
0287 0324 ae ff  ldx    #$ff
0288 0326 cd 02 b1 jsr    nostart
0289 0329 cd 02 cb jsr    stop    ;end session
0290 032c b6 0c  lda    spdr
0291 032e b7 85  sta    month   ;months
0292 0330 81    rts
0293
0294
0295 ****
0296 * This service routine increments the seconds counter
0297 * and displays the clock data on the screen every second.
0298 ****
0299
0300 0331      dispdata equ    *
0301 0331 a6 0D  lda    #$0d
0302 0333 cd 03 ca jsr    outchar ;send <CR>
0303 0336 cd 02 f9 jsr    read    ;read 4 bytes from clock
0304
0305 0339 b6 85  lda    month   ;display month
0306 033b a4 1f  and    #$1f
0307 033d ad af  bsr    bcd    ;output 2 BCD digits
0308 033f a6 2f  lda    #'/
0309 0341 cd 03 ca jsr    outchar ;output '/'
0310

```

```

0311 0344 b6 86          lda    day      ;display day
0312 0346 a4 3f          and    #$3f
0313 0348 ad a4          bsr    bcd
0314 034a a6 20          lda    #$20
0315 034c cd 03 ca       jsr    outchar  ;output space
0316
0317 034f b6 83          lda    hour     ;display hours
0318 0351 a4 3f          and    #$3f
0319 0353 ad 99          bsr    bcd
0320 0355 a6 3a          lda    #':'
0321 0357 cd 03 ca       jsr    outchar  ;output ':'
0322
0323 035a b6 84          lda    min      ;display minutes
0324 035c a4 7f          and    #$7f
0325 035e cd 02 ee       jsr    bcd
0326 0361 a6 3a          lda    #':'
0327 0363 cd 03 ca       jsr    outchar  ;display '::'
0328
0329 0366 b6 80          lda    sec      ;display seconds
0330 0368 cd 02 98       jsr    bin_dec  ;convert seconds to BCD and display
0331
0332 036b b6 80          lda    sec      ;read seconds byte
0333 036d 4c              inca   sec      ;increment it
0334 036e a1 3c          cmp    #60
0335 0370 26 01          bne    not_sixty ;not 60 yet
0336 0372 4f              clra   not_sixty
0337 0373 b7 80          not_sixty sta    sec      ;update seconds counter
0338 0375 81              rts
0339
0340
0341 ****
0342 * The following are the various routines associated with
0343 * displaying data.
0344 ****
0345
0346 0376          outmsg  equ    *      ;print character string
0347 0376 5f          clrx
0348 0377 d6 02 71      prtmsg  lda    msg,x  ;get message character
0349 037a a1 04          cmp    #$04  ;EOT yet?
0350 037c 27 06          beq    finish  ;yes.
0351 037e cd 03 ca       jsr    outchar ;output character
0352 0381 5c              incx   bra    prtmsg  ;increment index
0353 0382 20 f3          rts
0354 0384 81              finish  rts
0355
0356 ****
0357
0358 0385          crlf   equ    *      ;print new line
0359 0385 a6 0d          lda    #$0d
0360 0387 cd 03 ca       jsr    outchar
0361 038a a6 0a          lda    #$0a
0362 038c cd 03 ca       jsr    outchar
0363 038f 81              rts
0364
0365
0366 ****
0367 * Register A and location InChar receive the character typed,
0368 * parity stripped and mapped to upper case. X is unchanged.
0369 * For HC05C5 PA1 and PA0 are txd and rxd respectively.
0370 * i.e. transmit for PA1 and receive from PA0
0371 *
0372 * Interrupts are masked on entry and unmasked on exit.
0373 ****
0374

```

```

0375
0376 0390           inchar   equ    *          ;input character from terminal
0377 0390 bf 89      stx    xtemp       ;save X
0378 0392 a6 08      lda    #8         ;number of bits to read
0379 0394 b7 8a      sta    count       ;unmask to allow service, then
0380 0396 9d          getc4   nop         ;mask while looking for start bit
0381 0397 9b          sei
0382 0398 00 00 fd    brset  0,porta,*  ;wait for hilo transition
0383 039b a6 02      lda    #2
0384 039d ad 63      bsr    delay       ;delay 1/2 bit to middle of start bit
0385 039f 00 00 f4    brset  0,porta,getc4 ;false start bit test
0386
0387           *
0388 03a2 a6 02      getc7   lda    #2         ;main loop for getc
0389 03a4 ad 5c      bsr    delay       ;6 common delay routine
0390 03a6 a6 06      lda    #6
0391 03a8 ad 58      bsr    delay       ;6
0392 03aa 01 00 00    brclr  0,porta,getc6 ;test input and set c-bit
0393
0394 03ad 36 8b      getc6   ror    InChar     ;5 add this bit to the byte
0395 03af b6 8a      lda    count       ;3 time-wasting way to decr count
0396 03b1 4a          deca
0397 03b2 c7 00 8a    sta    >count     ;5 extd addr to waste extral cycle
0398 03b5 26 eb      bne    getc7     ;3 still more bits to get (see?)
0399
0400 03b7 9d          nop
0401 03b8 a6 02      lda    #2         ;2 re-enable interrupts
0402 03ba ad 46      bsr    delay       ;3 wait out the 9th bit
0403 03bc a6 06      lda    #6
0404 03be ad 42      bsr    delay       ;3
0405 03c0 b6 8b      lda    InChar     ;get assembled byte
0406 03c2 a4 7f      and    #%11111111 ;mask off parity bit
0407 03c4 ad 06      bsr    putcl      ;echo it back
0408 03c6 b6 8b      lda    InChar     ;get assembled byte
0409 03c8 9b          sei
0410 03c9 81          rts
0411
0412
0413
0414 03ca           outchar  equ    *          ;output character to terminal
0415 03ca bf 89      stx    xtemp       ;don't forget about X
0416 03cc
0417 03cc b7 8c      putcl   equ    *          ;sneaky entry from getc to avoid clobbering x
0418 03ce b7 8d      sta    OutChar    ;save it in both places
0419 03d0 a6 09      sta    atemp      ;going to put out
0420 03d2 b7 8a      lda    #9         ;9 bits this time
0421 03d4 5f          sta    count      ;for very obscure reasons
0422 03d5 98          clrx
0423 03d6 9b          clc
0424 03d7 20 02      sei
0425           bra    putc2      ;mask interrupts while sending
                                ;jump in the middle of things
0426           *
0427           main loop for outchar
0428 03d9 36 8c      putc5   ror    OutChar    ;5 get next bit from memory
0429 03db 24 04      putc2   bcc    putc3      ;3 now set or clear port bit
0430 03dd 12 00      bset   1,porta    ;5
0431 03df 20 04      bra    putc4      ;3
0432 03e1 13 00      putc3   bclr  1,porta    ;5
0433 03e3 20 00      bra    putc4      ;3 equalize timing
0434 03e5 a6 02      putc4   lda    #2
0435 03e7 ad 19      bsr    delay       ;6
0436 03e9 a6 06      lda    #6
0437 03eb ad 15      bsr    delay       ;6
0438 03ed 3a 8a      dec    count      ;5

```

```

0439 03ef 26 e8          bne    putc5      ;3  still more bits
0440 03f1 12 00          bset   1,porta   ;5  send stop bit
0441 03f3 9d             nop     ;2  re-enable interrupts
0442
*                         lda     #2
0443 03f4 a6 02          bsr    delay     ;6  delay for the stop bit
0444 03f6 ad 0a          lda     #6
0445 03f8 a6 06          bsr    delay     ;6
0446 03fa ad 06          ldx    xtemp    ;3  restore X and
0447 03fc be 89          lda     attempt   ;3  of course A
0448 03fe b6 8d          sei     ;2  re-enable interrupts
0449 0400 9b             rts     ;6
0450 0401 81
0451
0452
0453 ****
0454 * delay --- precise 1/2 bit time delay for getc/putc
0455 ****
0456
0457 * caller loop overhead      assumes 24 cycles in external loop
0458
0459 0402                 delay   equ     *
0460 0402 4a               deca
0461 0403 26 fd             bne    delay
0462 0405 9d               nop
0463 0406 81               rts
0464
0465 * 1/2 bit delay = 24 cycles overhead + (6*A)+8+8, where A=2
0466 * 1 bit delay = 24 cycles overhead +[(6*A)+8+8] + [(6*B)+8+8], A=2, B=6
0467
0468 ****
0469 * delays for baud rate calculation
0470 ****
0471 0407 20              delays  fcb     32      ;300 baud
0472 0408 08              fcb     8       ;1200 baud
0473 0409 02              fcb     2       ;4800 baud
0474 040a 01              fcb     1       ;9600 baud
0475
0476
0477 ****
0478 * Output the left nibble of Acc A as ASCII character.
0479 ****
0480
0481 040a                 outlfh equ     *
0482 040b 44               lsra
0483 040c 44               lsra
0484 040d 44               lsra
0485 040e 44               lsra
0486 040f a4 0f             outrhf and    #$0f
0487 0411 ab 30             add    #$30      ;make ASCII
0488 0413 cd 03 ca             jsr    outchar   ;send character to terminal
0489 0416 81               rts
0490
0491
0492 ****
0493
0494
0495 1ffa                  org    $1ffa
0496 1ffa 02 00             irqv   fdb    begin
0497 1ffc 02 00             swiv   fdb    begin
0498 1ffe 02 00             resetv fdb    begin

```

```

InChar      008b *0045 0394 0405 0408
OutChar     008c *0046 0417 0428
ack         0082 *0036 0071 0182 0269 0273 0286
addrcntl   02d2 *0219 0095 0102 0109 0270
again       023c *0086 0088
atemp       008d *0047 0418 0448
bcd         02ee *0251 0159 0307 0313 0319 0325
begin       0200 *0059 0496 0497 0498
bin_dec    0298 *0146 0330
cdelay      008e *0048 0068
control    0081 *0035 0094 0101 0108 0222 0267
count       008a *0044 0379 0395 0397 0420 0438
crlf        0385 *0358 0073 0089
day         0086 *0040 0079 0239 0285 0311
ddra        0004 *0021 0062
ddrb        0005 *0022 0065
ddrc        0006 *0023
delay       0402 *0459 0384 0389 0391 0402 0404 0435 0437 0444 0446
                  0461
delays      0407 *0471 0067
dispdata   0331 *0300 0114
finish      0384 *0354 0350
getc4       0396 *0380 0385
getc6       03ad *0394 0392
getc7       03a2 *0388 0398
getdate     0285 *0128 0075 0078 0081 0084
hi_ack      02c2 *0187 0183
hi_ack1     02c4 *0188 0185
hour        0083 *0037 0082 0235 0277 0317
inchar      0390 *0376 0077 0080 0083 0086 0129 0136
irqv        1ffa *0496
lo_ack      02be *0184
min         0084 *0038 0085 0237 0281 0323
month       0085 *0039 0076 0241 0291 0305
msg          0271 *0118 0348
no_tens     02a0 *0152 0149
nostart    02b1 *0175 0223 0236 0238 0240 0242 0275 0279 0283 0288
not_sixty  0373 *0337 0335
outchar     03ca *0414 0302 0309 0315 0321 0327 0351 0360 0362 0488
outlhf      040b *0481 0253
outmsg      0376 *0346 0074
outrhf     040f *0486 0255
porta       0000 *0018 0061 0113 0115 0382 0385 0392 0430 0432 0440
portb       0001 *0019 0064 0173 0174 0184 0187 0188 0189 0190 0203
                  0204 0205
portc       0002 *0020
prtmsg      0377 *0348 0353
putc1       03cc *0416 0407
putc2       03db *0429 0424
putc3       03e1 *0432 0429
putc4       03e5 *0434 0431 0433
putc5       03d9 *0428 0439
raddr       00d1 *0028 0271
ram         0080 *0031 0033
read        02f9 *0265 0303
resetv     1ffe *0498
sava        0088 *0042 0135 0138 0157 0158 0252 0254
savx        0087 *0041
sec         0080 *0034 0112 0329 0332 0337
sec_pin     0266 *0113 0116
senddta    02db *0234 0103
spcr        000a *0024 0070 0176 0180
spdr        000c *0026 0177 0276 0280 0284 0290
spsr        000b *0025 0178
stop        02cb *0202 0096 0110 0243 0289
sub_more   0299 *0148 0151
swiv        1ffc *0497
w_start     02ad *0172 0221 0272
waddr       00d0 *0029 0220
wait        02b5 *0178 0178
xtemp       0089 *0043 0377 0415 0447

```

How to Reach Us:

Home Page:
www.freescale.com

E-mail:
support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
 Technical Information Center, CH370
 1300 N. Alma School Road
 Chandler, Arizona 85224
 +1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
 Technical Information Center
 Schatzbogen 7
 81829 Muenchen, Germany
 +44 1296 380 456 (English)
 +46 8 52200080 (English)
 +49 89 92103 559 (German)
 +33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
 Headquarters
 ARCO Tower 15F
 1-8-1, Shimo-Meguro, Meguro-ku,
 Tokyo 153-0064
 Japan
 0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
 Technical Information Center
 2 Dai King Street
 Tai Po Industrial Estate
 Tai Po, N.T., Hong Kong
 +800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
 P.O. Box 5405
 Denver, Colorado 80217
 1-800-441-2447 or 303-675-2140
 Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

