

---

Document Number: MCUXSDKAPIRM  
Rev 2.14.0  
Jul 2023

# MCUXpresso SDK API Reference Manual

**NXP Semiconductors**



# Contents

## Chapter 1 Introduction

## Chapter 2 Trademarks

## Chapter 3 Architectural Overview

## Chapter 4 Clock Driver

<b>4.1</b>	<b>Overview</b>	<b>7</b>
<b>4.2</b>	<b>Data Structure Documentation</b>	<b>22</b>
4.2.1	struct pll_config_t	22
4.2.2	struct pll_setup_t	23
<b>4.3</b>	<b>Macro Definition Documentation</b>	<b>23</b>
4.3.1	FSL_CLOCK_DRIVER_VERSION	23
4.3.2	FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL	23
4.3.3	CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT	24
4.3.4	ROM_CLOCKS	24
4.3.5	SRAM_CLOCKS	24
4.3.6	FLASH_CLOCKS	24
4.3.7	FMC_CLOCKS	24
4.3.8	INPUTMUX_CLOCKS	25
4.3.9	IOCON_CLOCKS	25
4.3.10	GPIO_CLOCKS	25
4.3.11	PINT_CLOCKS	25
4.3.12	GINT_CLOCKS	25
4.3.13	DMA_CLOCKS	26
4.3.14	CRC_CLOCKS	26
4.3.15	WWDT_CLOCKS	26
4.3.16	RTC_CLOCKS	26
4.3.17	MAILBOX_CLOCKS	26
4.3.18	LPADC_CLOCKS	27
4.3.19	LPDAC_CLOCKS	27
4.3.20	MRT_CLOCKS	27
4.3.21	OSTIMER_CLOCKS	27
4.3.22	SCT_CLOCKS	27
4.3.23	MCAN_CLOCKS	28

Section No.	Title	Page No.
4.3.24	UTICK_CLOCKS .....	28
4.3.25	FLEXCOMM_CLOCKS .....	28
4.3.26	LPUART_CLOCKS .....	28
4.3.27	BI2C_CLOCKS .....	29
4.3.28	LPSPI_CLOCKS .....	29
4.3.29	FLEXI2S_CLOCKS .....	29
4.3.30	CTIMER_CLOCKS .....	29
4.3.31	FREQME_CLOCKS .....	30
4.3.32	CDOG_CLOCKS .....	30
4.3.33	RNG_CLOCKS .....	30
4.3.34	USBHMR0_CLOCKS .....	30
4.3.35	USBHSL0_CLOCKS .....	30
4.3.36	ANALOGCTRL_CLOCKS .....	31
4.3.37	HS_LSPI_CLOCKS .....	31
4.3.38	GPIO_SEC_CLOCKS .....	31
4.3.39	GPIO_SEC_INT_CLOCKS .....	31
4.3.40	USBD_CLOCKS .....	31
4.3.41	SYSCTL_CLOCKS .....	32
4.3.42	DMIC_CLOCKS .....	32
4.3.43	PWM_CLOCKS .....	32
4.3.44	ENC_CLOCKS .....	32
4.3.45	OPAMP_CLOCKS .....	32
4.3.46	VREF_CLOCKS .....	33
4.3.47	POWERQUAD_CLOCKS .....	33
4.3.48	AOI_CLOCKS .....	33
4.3.49	CLK_GATE_REG_OFFSET_SHIFT .....	33
4.3.50	BUS_CLK .....	33
4.3.51	CLK_ATTACH_ID .....	33
4.3.52	PLL_CONFIGFLAG_USEINRATE .....	33
4.3.53	PLL_SETUPFLAG_POWERUP .....	34
<b>4.4</b>	<b>Enumeration Type Documentation .....</b>	<b>34</b>
4.4.1	clock_ip_name_t .....	34
4.4.2	clock_name_t .....	37
4.4.3	clock_attach_id_t .....	37
4.4.4	clock_div_name_t .....	42
4.4.5	ss_progmodfm_t .....	44
4.4.6	ss_progmoddp_t .....	44
4.4.7	ss_modwvctrl_t .....	44
4.4.8	pll_error_t .....	44
4.4.9	clock_usbfs_src_t .....	45
4.4.10	clock_usb_phy_src_t .....	45
<b>4.5</b>	<b>Function Documentation .....</b>	<b>45</b>
4.5.1	CLOCK_EnableClock .....	45

Section No.	Title	Page No.
4.5.2	CLOCK_DisableClock	45
4.5.3	CLOCK_SetupFROClocking	46
4.5.4	CLOCK_SetFLASHAccessCyclesForFreq	46
4.5.5	CLOCK_SetupExtClocking	46
4.5.6	CLOCK_SetupI2SMClkClocking	47
4.5.7	CLOCK_AttachClk	47
4.5.8	CLOCK_GetClockAttachId	47
4.5.9	CLOCK_SetClkDiv	47
4.5.10	CLOCK_GetFreq	48
4.5.11	CLOCK_GetFro12MFreq	48
4.5.12	CLOCK_GetFro1MFreq	48
4.5.13	CLOCK_GetClockOutClkFreq	48
4.5.14	CLOCK_GetMCanClkFreq	48
4.5.15	CLOCK_GetAdcClkFreq	49
4.5.16	CLOCK_GetUsb0ClkFreq	49
4.5.17	CLOCK_GetMclkClkFreq	49
4.5.18	CLOCK_GetSctClkFreq	49
4.5.19	CLOCK_GetExtClkFreq	49
4.5.20	CLOCK_GetWdtClkFreq	49
4.5.21	CLOCK_GetFroHfFreq	50
4.5.22	CLOCK_GetPll0OutFreq	50
4.5.23	CLOCK_GetPll1OutFreq	50
4.5.24	CLOCK_GetPllClkDivFreq	50
4.5.25	CLOCK_GetOsc32KFreq	50
4.5.26	CLOCK_GetFC32KFreq	50
4.5.27	CLOCK_GetCoreSysClkFreq	51
4.5.28	CLOCK_GetI2SMClkFreq	51
4.5.29	CLOCK_GetFrgFreq	51
4.5.30	CLOCK_GetFlexCommClkFreq	51
4.5.31	CLOCK_GetHsLspiClkFreq	51
4.5.32	CLOCK_GetCTimerClkFreq	51
4.5.33	CLOCK_GetSysTickClkFreq	52
4.5.34	CLOCK_GetFlexSpiClkFreq	52
4.5.35	CLOCK_GetDmicClkFreq	52
4.5.36	CLOCK_GetDacClkFreq	52
4.5.37	CLOCK_GetI3cSTCClkFreq	52
4.5.38	CLOCK_GetI3cSClkFreq	52
4.5.39	CLOCK_GetI3cClkFreq	53
4.5.40	CLOCK_GetPLL0InClockRate	53
4.5.41	CLOCK_GetPLL1InClockRate	53
4.5.42	CLOCK_GetPLL0OutClockRate	53
4.5.43	CLOCK_GetPLL1OutClockRate	53
4.5.44	CLOCK_SetBypassPLL0	54
4.5.45	CLOCK_SetBypassPLL1	54
4.5.46	CLOCK_IsPLL0Locked	54

Section No.	Title	Page No.
4.5.47	CLOCK_IsPLL1Locked	54
4.5.48	CLOCK_SetStoredPLL0ClockRate	54
4.5.49	CLOCK_GetPLL0OutFromSetup	55
4.5.50	CLOCK_GetPLL1OutFromSetup	55
4.5.51	CLOCK_SetupPLL0Data	55
4.5.52	CLOCK_SetupPLL0Prec	56
4.5.53	CLOCK_SetPLL0Freq	56
4.5.54	CLOCK_SetPLL1Freq	57
4.5.55	CLOCK_SetupPLL0Mult	57
4.5.56	CLOCK_DisableUsbDevicefs0Clock	58
4.5.57	CLOCK_EnableUsbfs0DeviceClock	58
4.5.58	CLOCK_EnableUsbfs0HostClock	58
4.5.59	CLOCK_EnableOstimer32kClock	59
4.5.60	CLOCK_XtalHfCapabankTrim	59
4.5.61	CLOCK_Xtal32khzCapabankTrim	59
4.5.62	CLOCK_FroHfTrim	60
<b>Chapter 5 ROMAPI Driver</b>		
<b>5.1</b>	<b>Overview</b>	<b>61</b>
<b>5.2</b>	<b>FLASH Driver</b>	<b>62</b>
5.2.1	Overview	62
5.2.2	Data Structure Documentation	66
5.2.3	Macro Definition Documentation	67
5.2.4	Enumeration Type Documentation	67
5.2.5	Function Documentation	70
<b>5.3</b>	<b>IAP_FFR Driver</b>	<b>80</b>
5.3.1	Overview	80
5.3.2	Macro Definition Documentation	81
5.3.3	Enumeration Type Documentation	81
5.3.4	Function Documentation	82
<b>5.4</b>	<b>FLEXSPI FLASH Driver</b>	<b>91</b>
5.4.1	Overview	91
5.4.2	Data Structure Documentation	98
5.4.3	Macro Definition Documentation	101
5.4.4	Enumeration Type Documentation	101
5.4.5	Function Documentation	104
5.4.6	Variable Documentation	112
<b>5.5</b>	<b>EFUSE Driver</b>	<b>113</b>
<b>5.6</b>	<b>MEM Driver</b>	<b>114</b>

Section No.	Title	Page No.
5.6.1	Overview .....	114
5.6.2	Data Structure Documentation .....	116
5.6.3	Macro Definition Documentation .....	117
5.6.4	Enumeration Type Documentation .....	117
5.6.5	Function Documentation .....	118
<b>5.7</b>	<b>SBLOADER Driver .....</b>	<b>126</b>
5.7.1	Overview .....	126
5.7.2	Data Structure Documentation .....	128
5.7.3	Macro Definition Documentation .....	132
5.7.4	Typedef Documentation .....	132
5.7.5	Enumeration Type Documentation .....	132
5.7.6	Function Documentation .....	133
<b>5.8</b>	<b>NBOOT Driver .....</b>	<b>135</b>
5.8.1	Overview .....	135
5.8.2	Data Structure Documentation .....	137
5.8.3	Macro Definition Documentation .....	139
5.8.4	Enumeration Type Documentation .....	139
5.8.5	Function Documentation .....	140
<b>5.9</b>	<b>NBOOT_HAL Driver .....</b>	<b>145</b>
5.9.1	Overview .....	145
5.9.2	Data Structure Documentation .....	146
5.9.3	Macro Definition Documentation .....	150
5.9.4	Typedef Documentation .....	150
5.9.5	Enumeration Type Documentation .....	151
<b>5.10</b>	<b>RUNBOOTLOADER Driver .....</b>	<b>152</b>
5.10.1	Overview .....	152
5.10.2	Function Documentation .....	152
<b>Chapter 6 Power Driver</b>		
<b>6.1</b>	<b>Overview .....</b>	<b>153</b>
<b>6.2</b>	<b>Macro Definition Documentation .....</b>	<b>164</b>
6.2.1	FSL_POWER_DRIVER_VERSION .....	164
6.2.2	LOWPOWER_HWWAKE_FORCED .....	164
6.2.3	LOWPOWER_HWWAKE_PERIPHERALS .....	164
6.2.4	LOWPOWER_HWWAKE_DMIC .....	164
6.2.5	LOWPOWER_HWWAKE_SDMA0 .....	164
6.2.6	LOWPOWER_HWWAKE_SDMA1 .....	164
6.2.7	LOWPOWER_HWWAKE_DAC .....	164
6.2.8	LOWPOWER_CPURETCTRL_ENA_DISABLE .....	165

Section No.	Title	Page No.
6.2.9	LOWPOWER_WAKEUPIOSRC_PIO0_INDEX	165
<b>6.3</b>	<b>Enumeration Type Documentation</b>	<b>165</b>
6.3.1	power_reset_cause_t	165
6.3.2	power_boot_mode_t	165
6.3.3	power_wakeup_pin_t	166
6.3.4	power_sram_bit_t	166
6.3.5	power_sram_index_t	167
6.3.6	power_sram_pwr_mode_t	167
6.3.7	power_bod_vddmain_level_t	167
6.3.8	power_bod_core_level_t	168
6.3.9	power_bod_hyst_t	168
6.3.10	power_core_pwr_source_t	169
6.3.11	power_core_pwr_state_t	169
6.3.12	power_status_t	169
<b>6.4</b>	<b>Function Documentation</b>	<b>169</b>
6.4.1	POWER_EnablePD	169
6.4.2	POWER_DisablePD	169
6.4.3	POWER_PowerInit	170
6.4.4	POWER_SetCorePowerSource	170
6.4.5	POWER_GetCorePowerSource	170
6.4.6	POWER_CorePowerSourceControl	170
6.4.7	POWER_SRAMPowerModeControl	171
6.4.8	POWER_GetSRAMPowerMode	171
6.4.9	POWER_EnterSleep	171
6.4.10	POWER_EnterDeepSleep	172
6.4.11	POWER_EnterPowerDown	173
6.4.12	POWER_EnterDeepPowerDown	174
6.4.13	POWER_SetWakeUpPins	174
6.4.14	POWER_GetWakeUpCause	175
6.4.15	POWER_SetVoltageForFreq	175
<b>Chapter 7 Reset Driver</b>		
<b>7.1</b>	<b>Overview</b>	<b>176</b>
<b>7.2</b>	<b>Macro Definition Documentation</b>	<b>178</b>
7.2.1	FSL_RESET_DRIVER_VERSION	178
7.2.2	ADC_RSTS	178
<b>7.3</b>	<b>Enumeration Type Documentation</b>	<b>178</b>
7.3.1	SYSCON_RSTn_t	178
<b>7.4</b>	<b>Function Documentation</b>	<b>180</b>

Section No.	Title	Page No.
7.4.1	RESET_SetPeripheralReset .....	180
7.4.2	RESET_ClearPeripheralReset .....	180
7.4.3	RESET_PeripheralReset .....	181
 <b>Chapter 8 ANACTRL: Analog Control Driver</b>		
<b>8.1</b>	<b>ANACTRL function groups .....</b>	<b>182</b>
<b>8.2</b>	<b>Overview .....</b>	<b>182</b>
<b>8.3</b>	<b>Function groups .....</b>	<b>182</b>
8.3.1	Initialization and deinitialization .....	182
8.3.2	Set oscillators .....	182
8.3.3	Measure Frequency .....	182
8.3.4	Interrupt .....	182
8.3.5	Status .....	182
<b>8.4</b>	<b>Data Structure Documentation .....</b>	<b>185</b>
8.4.1	struct anactrl_fro192M_config_t .....	185
8.4.2	struct anactrl_xo32M_config_t .....	185
<b>8.5</b>	<b>Macro Definition Documentation .....</b>	<b>185</b>
8.5.1	FSL_ANACTRL_DRIVER_VERSION .....	185
<b>8.6</b>	<b>Enumeration Type Documentation .....</b>	<b>186</b>
8.6.1	_anactrl_interrupt_flags .....	186
8.6.2	_anactrl_interrupt .....	186
8.6.3	_anactrl_flags .....	186
8.6.4	_anactrl_osc_flags .....	186
<b>8.7</b>	<b>Function Documentation .....</b>	<b>186</b>
8.7.1	ANACTRL_Init .....	186
8.7.2	ANACTRL_Deinit .....	187
8.7.3	ANACTRL_SetFro192M .....	187
8.7.4	ANACTRL_GetDefaultFro192MConfig .....	187
8.7.5	ANACTRL_SetXo32M .....	187
8.7.6	ANACTRL_GetDefaultXo32MConfig .....	188
8.7.7	ANACTRL_EnableInterrupts .....	188
8.7.8	ANACTRL_DisableInterrupts .....	188
8.7.9	ANACTRL_ClearInterrupts .....	188
8.7.10	ANACTRL_GetStatusFlags .....	189
8.7.11	ANACTRL_GetOscStatusFlags .....	189
8.7.12	ANACTRL_GetInterruptStatusFlags .....	190
8.7.13	ANACTRL_EnableVref1V .....	190



Section No.	Title	Page No.
<b>Chapter 9</b>	<b>CASPER: The Cryptographic Accelerator and Signal Processing Engine with R-A-M sharing</b>	
<b>9.1</b>	<b>Overview</b>	<b>192</b>
<b>9.2</b>	<b>CASPER Driver Initialization and deinitialization</b>	<b>192</b>
<b>9.3</b>	<b>Comments about API usage in RTOS</b>	<b>192</b>
<b>9.4</b>	<b>Comments about API usage in interrupt handler</b>	<b>192</b>
<b>9.5</b>	<b>CASPER Driver Examples</b>	<b>192</b>
9.5.1	Simple examples	192
<b>9.6</b>	<b>casper_driver</b>	<b>194</b>
9.6.1	Overview	194
9.6.2	Macro Definition Documentation	195
9.6.3	Enumeration Type Documentation	196
9.6.4	Function Documentation	197
<b>9.7</b>	<b>casper_driver_pkha</b>	<b>199</b>
9.7.1	Overview	199
9.7.2	Function Documentation	199
<b>Chapter 10</b>	<b>CMP: Analog Comparator Driver</b>	
<b>10.1</b>	<b>Overview</b>	<b>205</b>
<b>10.2</b>	<b>Function groups</b>	<b>205</b>
10.2.1	Initialization and deinitialization	205
10.2.2	Compare	205
10.2.3	Interrupt	205
10.2.4	Status	205
<b>10.3</b>	<b>Typical use case</b>	<b>206</b>
10.3.1	Polling Configuration	206
10.3.2	Interrupt Configuration	206
<b>10.4</b>	<b>Data Structure Documentation</b>	<b>208</b>
10.4.1	struct cmp_config_t	208
<b>10.5</b>	<b>Macro Definition Documentation</b>	<b>208</b>
10.5.1	FSL_CMP_DRIVER_VERSION	208
<b>10.6</b>	<b>Enumeration Type Documentation</b>	<b>208</b>

Section No.	Title	Page No.
10.6.1	<a href="#">_cmp_input_mux</a>	208
10.6.2	<a href="#">_cmp_interrupt_type</a>	208
10.6.3	<a href="#">cmp_vref_source_t</a>	209
10.6.4	<a href="#">cmp_filtercgf_samplemode_t</a>	209
10.6.5	<a href="#">cmp_filtercgf_clkdiv_t</a>	209
<b>10.7</b>	<b>Function Documentation</b>	<b>209</b>
10.7.1	<a href="#">CMP_Init</a>	209
10.7.2	<a href="#">CMP_Deinit</a>	210
10.7.3	<a href="#">CMP_GetDefaultConfig</a>	210
10.7.4	<a href="#">CMP_SetVREF</a>	210
10.7.5	<a href="#">CMP_GetOutput</a>	210
10.7.6	<a href="#">CMP_EnableInterrupt</a>	210
10.7.7	<a href="#">CMP_EnableFilteredInterruptSource</a>	211
10.7.8	<a href="#">CMP_GetPreviousInterruptStatus</a>	211
10.7.9	<a href="#">CMP_GetInterruptStatus</a>	211
10.7.10	<a href="#">CMP_FilterSampleConfig</a>	211
<b>Chapter 11 Common Driver</b>		
<b>11.1</b>	<b>Overview</b>	<b>213</b>
<b>11.2</b>	<b>Macro Definition Documentation</b>	<b>216</b>
11.2.1	<a href="#">FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ</a>	216
11.2.2	<a href="#">MAKE_STATUS</a>	216
11.2.3	<a href="#">MAKE_VERSION</a>	216
11.2.4	<a href="#">FSL_COMMON_DRIVER_VERSION</a>	217
11.2.5	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_NONE</a>	217
11.2.6	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_UART</a>	217
11.2.7	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_LPUART</a>	217
11.2.8	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_LPSCI</a>	217
11.2.9	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_USBCDC</a>	217
11.2.10	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM</a>	217
11.2.11	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_IUART</a>	217
11.2.12	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_VUSART</a>	217
11.2.13	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART</a>	217
11.2.14	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_SWO</a>	217
11.2.15	<a href="#">DEBUG_CONSOLE_DEVICE_TYPE_QSCI</a>	217
11.2.16	<a href="#">ARRAY_SIZE</a>	217
<b>11.3</b>	<b>Typedef Documentation</b>	<b>217</b>
11.3.1	<a href="#">status_t</a>	217
<b>11.4</b>	<b>Enumeration Type Documentation</b>	<b>217</b>
11.4.1	<a href="#">_status_groups</a>	217

Section No.	Title	Page No.
11.4.2	anonymous enum	220
<b>11.5</b>	<b>Function Documentation</b>	<b>220</b>
11.5.1	SDK_Malloc	220
11.5.2	SDK_Free	221
11.5.3	SDK_DelayAtLeastUs	221
<b>Chapter 12 CTIMER: Standard counter/timers</b>		
<b>12.1</b>	<b>Overview</b>	<b>222</b>
<b>12.2</b>	<b>Function groups</b>	<b>222</b>
12.2.1	Initialization and deinitialization	222
12.2.2	PWM Operations	222
12.2.3	Match Operation	222
12.2.4	Input capture operations	222
<b>12.3</b>	<b>Typical use case</b>	<b>223</b>
12.3.1	Match example	223
12.3.2	PWM output example	223
<b>12.4</b>	<b>Data Structure Documentation</b>	<b>226</b>
12.4.1	struct ctimer_match_config_t	226
12.4.2	struct ctimer_config_t	227
<b>12.5</b>	<b>Enumeration Type Documentation</b>	<b>227</b>
12.5.1	ctimer_capture_channel_t	227
12.5.2	ctimer_capture_edge_t	227
12.5.3	ctimer_match_t	228
12.5.4	ctimer_external_match_t	228
12.5.5	ctimer_match_output_control_t	228
12.5.6	ctimer_interrupt_enable_t	228
12.5.7	ctimer_status_flags_t	229
12.5.8	ctimer_callback_type_t	229
<b>12.6</b>	<b>Function Documentation</b>	<b>229</b>
12.6.1	CTIMER_Init	229
12.6.2	CTIMER_Deinit	229
12.6.3	CTIMER_GetDefaultConfig	230
12.6.4	CTIMER_SetupPwmPeriod	230
12.6.5	CTIMER_SetupPwm	231
12.6.6	CTIMER_UpdatePwmPulsePeriod	231
12.6.7	CTIMER_UpdatePwmDutycycle	232
12.6.8	CTIMER_SetupMatch	232
12.6.9	CTIMER_GetOutputMatchStatus	233
12.6.10	CTIMER_SetupCapture	234

Section No.	Title	Page No.
12.6.11	CTIMER_GetTimerCountValue .....	234
12.6.12	CTIMER_RegisterCallBack .....	234
12.6.13	CTIMER_EnableInterrupts .....	235
12.6.14	CTIMER_DisableInterrupts .....	235
12.6.15	CTIMER_GetEnabledInterrupts .....	235
12.6.16	CTIMER_GetStatusFlags .....	236
12.6.17	CTIMER_ClearStatusFlags .....	237
12.6.18	CTIMER_StartTimer .....	237
12.6.19	CTIMER_StopTimer .....	237
12.6.20	CTIMER_Reset .....	237
12.6.21	CTIMER_SetPrescale .....	238
12.6.22	CTIMER_GetCaptureValue .....	238
12.6.23	CTIMER_EnableResetMatchChannel .....	238
12.6.24	CTIMER_EnableStopMatchChannel .....	239
12.6.25	CTIMER_EnableMatchChannelReload .....	240
12.6.26	CTIMER_EnableRisingEdgeCapture .....	240
12.6.27	CTIMER_EnableFallingEdgeCapture .....	240
12.6.28	CTIMER_SetShadowValue .....	241
 <b>Chapter 13 FLEXCOMM: FLEXCOMM Driver</b>		
<b>13.1</b>	<b>Overview .....</b>	<b>242</b>
<b>13.2</b>	<b>FLEXCOMM Driver .....</b>	<b>243</b>
13.2.1	Overview .....	243
13.2.2	Macro Definition Documentation .....	244
13.2.3	Typedef Documentation .....	244
13.2.4	Enumeration Type Documentation .....	244
13.2.5	Function Documentation .....	244
13.2.6	Variable Documentation .....	244
 <b>Chapter 14 GINT: Group GPIO Input Interrupt Driver</b>		
<b>14.1</b>	<b>Overview .....</b>	<b>245</b>
<b>14.2</b>	<b>Group GPIO Input Interrupt Driver operation .....</b>	<b>245</b>
<b>14.3</b>	<b>Typical use case .....</b>	<b>245</b>
<b>14.4</b>	<b>Macro Definition Documentation .....</b>	<b>246</b>
14.4.1	FSL_GINT_DRIVER_VERSION .....	246
<b>14.5</b>	<b>Typedef Documentation .....</b>	<b>246</b>
14.5.1	gint_cb_t .....	246
<b>14.6</b>	<b>Enumeration Type Documentation .....</b>	<b>246</b>

Section No.	Title	Page No.
14.6.1	<a href="#">gint_comb_t</a> .....	246
14.6.2	<a href="#">gint_trig_t</a> .....	246
<b>14.7</b>	<b>Function Documentation</b> .....	<b>247</b>
14.7.1	<a href="#">GINT_Init</a> .....	247
14.7.2	<a href="#">GINT_SetCtrl</a> .....	248
14.7.3	<a href="#">GINT_GetCtrl</a> .....	248
14.7.4	<a href="#">GINT_ConfigPins</a> .....	249
14.7.5	<a href="#">GINT_GetConfigPins</a> .....	249
14.7.6	<a href="#">GINT_EnableCallback</a> .....	250
14.7.7	<a href="#">GINT_DisableCallback</a> .....	250
14.7.8	<a href="#">GINT_ClrStatus</a> .....	250
14.7.9	<a href="#">GINT_GetStatus</a> .....	251
14.7.10	<a href="#">GINT_Deinit</a> .....	251
 <b>Chapter 15 Hashcrypt: The Cryptographic Accelerator</b>		
<b>15.1</b>	<b>Overview</b> .....	<b>252</b>
<b>15.2</b>	<b>Hashcrypt Driver Initialization and deinitialization</b> .....	<b>252</b>
<b>15.3</b>	<b>Comments about API usage in RTOS</b> .....	<b>252</b>
<b>15.4</b>	<b>Comments about API usage in interrupt handler</b> .....	<b>252</b>
<b>15.5</b>	<b>Hashcrypt Driver Examples</b> .....	<b>252</b>
15.5.1	<a href="#">Simple examples</a> .....	252
<b>15.6</b>	<b>Hashcrypt AES</b> .....	<b>254</b>
15.6.1	<a href="#">Overview</a> .....	254
15.6.2	<a href="#">Data Structure Documentation</a> .....	255
15.6.3	<a href="#">Enumeration Type Documentation</a> .....	255
15.6.4	<a href="#">Function Documentation</a> .....	256
<b>15.7</b>	<b>Hashcrypt HASH</b> .....	<b>262</b>
15.7.1	<a href="#">Overview</a> .....	262
15.7.2	<a href="#">Data Structure Documentation</a> .....	262
15.7.3	<a href="#">Macro Definition Documentation</a> .....	263
15.7.4	<a href="#">Typedef Documentation</a> .....	263
15.7.5	<a href="#">Function Documentation</a> .....	263
<b>15.8</b>	<b>Hashcrypt Background HASH</b> .....	<b>266</b>
15.8.1	<a href="#">Overview</a> .....	266
15.8.2	<a href="#">Function Documentation</a> .....	266
<b>15.9</b>	<b>Hashcrypt_driver</b> .....	<b>268</b>

Section No.	Title	Page No.
15.9.1	Overview .....	268
15.9.2	Macro Definition Documentation .....	268
15.9.3	Enumeration Type Documentation .....	270
15.9.4	Function Documentation .....	270
 <b>Chapter 16 INPUTMUX: Input Multiplexing Driver</b>		
16.1	Overview .....	271
16.2	Input Multiplexing Driver operation .....	271
16.3	Typical use case .....	271
16.4	Enumeration Type Documentation .....	275
16.4.1	inputmux_connection_t .....	275
16.4.2	inputmux_signal_t .....	276
16.5	Function Documentation .....	276
16.5.1	INPUTMUX_Init .....	276
16.5.2	INPUTMUX_AttachSignal .....	277
16.5.3	INPUTMUX_EnableSignal .....	277
16.5.4	INPUTMUX_Deinit .....	277
 <b>Chapter 17 LPADC: 12-bit SAR Analog-to-Digital Converter Driver</b>		
17.1	Overview .....	279
17.2	Typical use case .....	279
17.2.1	Polling Configuration .....	279
17.2.2	Interrupt Configuration .....	279
17.3	Data Structure Documentation .....	285
17.3.1	struct lpadc_config_t .....	285
17.3.2	struct lpadc_conv_command_config_t .....	286
17.3.3	struct lpadc_conv_trigger_config_t .....	288
17.3.4	struct lpadc_conv_result_t .....	288
17.3.5	struct lpadc_calibration_value_t .....	289
17.4	Macro Definition Documentation .....	289
17.4.1	FSL_LPADC_DRIVER_VERSION .....	289
17.4.2	LPADC_GET_ACTIVE_COMMAND_STATUS .....	289
17.4.3	LPADC_GET_ACTIVE_TRIGGER_STATUE .....	289
17.5	Enumeration Type Documentation .....	289
17.5.1	_lpadc_status_flags .....	289
17.5.2	_lpadc_interrupt_enable .....	290

Section No.	Title	Page No.
17.5.3	<a href="#">_lpadc_trigger_status_flags</a>	291
17.5.4	<a href="#">lpadc_sample_scale_mode_t</a>	292
17.5.5	<a href="#">lpadc_sample_channel_mode_t</a>	292
17.5.6	<a href="#">lpadc_hardware_average_mode_t</a>	292
17.5.7	<a href="#">lpadc_sample_time_mode_t</a>	293
17.5.8	<a href="#">lpadc_hardware_compare_mode_t</a>	293
17.5.9	<a href="#">lpadc_conversion_resolution_mode_t</a>	294
17.5.10	<a href="#">lpadc_conversion_average_mode_t</a>	294
17.5.11	<a href="#">lpadc_reference_voltage_source_t</a>	294
17.5.12	<a href="#">lpadc_power_level_mode_t</a>	294
17.5.13	<a href="#">lpadc_trigger_priority_policy_t</a>	295
<b>17.6</b>	<b>Function Documentation</b>	<b>295</b>
17.6.1	<a href="#">LPADC_Init</a>	295
17.6.2	<a href="#">LPADC_GetDefaultConfig</a>	295
17.6.3	<a href="#">LPADC_Deinit</a>	296
17.6.4	<a href="#">LPADC_Enable</a>	296
17.6.5	<a href="#">LPADC_DoResetFIFO0</a>	296
17.6.6	<a href="#">LPADC_DoResetFIFO1</a>	296
17.6.7	<a href="#">LPADC_DoResetConfig</a>	297
17.6.8	<a href="#">LPADC_GetStatusFlags</a>	297
17.6.9	<a href="#">LPADC_ClearStatusFlags</a>	297
17.6.10	<a href="#">LPADC_GetTriggerStatusFlags</a>	297
17.6.11	<a href="#">LPADC_ClearTriggerStatusFlags</a>	298
17.6.12	<a href="#">LPADC_EnableInterrupts</a>	298
17.6.13	<a href="#">LPADC_DisableInterrupts</a>	298
17.6.14	<a href="#">LPADC_EnableFIFO0WatermarkDMA</a>	298
17.6.15	<a href="#">LPADC_EnableFIFO1WatermarkDMA</a>	299
17.6.16	<a href="#">LPADC_GetConvResultCount</a>	299
17.6.17	<a href="#">LPADC_GetConvResult</a>	299
17.6.18	<a href="#">LPADC_SetConvTriggerConfig</a>	299
17.6.19	<a href="#">LPADC_GetDefaultConvTriggerConfig</a>	300
17.6.20	<a href="#">LPADC_DoSoftwareTrigger</a>	300
17.6.21	<a href="#">LPADC_SetConvCommandConfig</a>	300
17.6.22	<a href="#">LPADC_GetDefaultConvCommandConfig</a>	301
17.6.23	<a href="#">LPADC_SetOffsetValue</a>	301
17.6.24	<a href="#">LPADC_EnableOffsetCalibration</a>	302
17.6.25	<a href="#">LPADC_DoOffsetCalibration</a>	302
17.6.26	<a href="#">LPADC_DoAutoCalibration</a>	302
17.6.27	<a href="#">LPADC_PrepareAutoCalibration</a>	302
17.6.28	<a href="#">LPADC_FinishAutoCalibration</a>	303
17.6.29	<a href="#">LPADC_GetCalibrationValue</a>	303
17.6.30	<a href="#">LPADC_SetCalibrationValue</a>	303

Section No.	Title	Page No.
<b>Chapter 18 CRC: Cyclic Redundancy Check Driver</b>		
<b>18.1</b>	<b>Overview</b>	<b>305</b>
<b>18.2</b>	<b>CRC Driver Initialization and Configuration</b>	<b>305</b>
<b>18.3</b>	<b>CRC Write Data</b>	<b>305</b>
<b>18.4</b>	<b>CRC Get Checksum</b>	<b>305</b>
<b>18.5</b>	<b>Comments about API usage in RTOS</b>	<b>306</b>
<b>18.6</b>	<b>Data Structure Documentation</b>	<b>307</b>
18.6.1	struct crc_config_t	307
<b>18.7</b>	<b>Macro Definition Documentation</b>	<b>308</b>
18.7.1	FSL_CRC_DRIVER_VERSION	308
18.7.2	CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT	308
<b>18.8</b>	<b>Enumeration Type Documentation</b>	<b>308</b>
18.8.1	crc_polynomial_t	308
<b>18.9</b>	<b>Function Documentation</b>	<b>309</b>
18.9.1	CRC_Init	309
18.9.2	CRC_Deinit	310
18.9.3	CRC_Reset	310
18.9.4	CRC_WriteSeed	310
18.9.5	CRC_GetDefaultConfig	310
18.9.6	CRC_GetConfig	311
18.9.7	CRC_WriteData	311
18.9.8	CRC_Get32bitResult	311
18.9.9	CRC_Get16bitResult	312
<b>Chapter 19 DMA: Direct Memory Access Controller Driver</b>		
<b>19.1</b>	<b>Overview</b>	<b>314</b>
<b>19.2</b>	<b>Typical use case</b>	<b>314</b>
19.2.1	DMA Operation	314
<b>19.3</b>	<b>Data Structure Documentation</b>	<b>319</b>
19.3.1	struct dma_descriptor_t	319
19.3.2	struct dma_xfercfg_t	319
19.3.3	struct dma_channel_trigger_t	320
19.3.4	struct dma_channel_config_t	320
19.3.5	struct dma_transfer_config_t	321
19.3.6	struct dma_handle_t	321



Section No.	Title	Page No.
<b>19.4</b>	<b>Macro Definition Documentation</b>	<b>322</b>
19.4.1	FSL_DMA_DRIVER_VERSION	322
19.4.2	FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE	322
19.4.3	DMA_ALLOCATE_HEAD_DESCRIPTOR	322
19.4.4	DMA_ALLOCATE_HEAD_DESCRIPTOR_AT_NONCACHEABLE	322
19.4.5	DMA_ALLOCATE_LINK_DESCRIPTOR	322
19.4.6	DMA_ALLOCATE_LINK_DESCRIPTOR_AT_NONCACHEABLE	323
19.4.7	DMA_DESCRIPTOR_END_ADDRESS	323
<b>19.5</b>	<b>Typedef Documentation</b>	<b>323</b>
19.5.1	dma_callback	323
<b>19.6</b>	<b>Enumeration Type Documentation</b>	<b>323</b>
19.6.1	anonymous enum	323
19.6.2	anonymous enum	324
19.6.3	anonymous enum	324
19.6.4	dma_priority_t	324
19.6.5	dma_irq_t	324
19.6.6	dma_trigger_type_t	324
19.6.7	anonymous enum	325
19.6.8	dma_trigger_burst_t	325
19.6.9	dma_burst_wrap_t	326
19.6.10	dma_transfer_type_t	326
<b>19.7</b>	<b>Function Documentation</b>	<b>326</b>
19.7.1	DMA_Init	326
19.7.2	DMA_Deinit	326
19.7.3	DMA_InstallDescriptorMemory	326
19.7.4	DMA_ChannelIsActive	327
19.7.5	DMA_ChannelIsBusy	327
19.7.6	DMA_EnableChannelInterrupts	327
19.7.7	DMA_DisableChannelInterrupts	328
19.7.8	DMA_EnableChannel	328
19.7.9	DMA_DisableChannel	328
19.7.10	DMA_EnableChannelPeriphRq	328
19.7.11	DMA_DisableChannelPeriphRq	329
19.7.12	DMA_ConfigureChannelTrigger	329
19.7.13	DMA_SetChannelConfig	329
19.7.14	DMA_SetChannelXferConfig	330
19.7.15	DMA_GetRemainingBytes	330
19.7.16	DMA_SetChannelPriority	331
19.7.17	DMA_GetChannelPriority	331
19.7.18	DMA_SetChannelConfigValid	331
19.7.19	DMA_DoChannelSoftwareTrigger	332
19.7.20	DMA_LoadChannelTransferConfig	332

Section No.	Title	Page No.
19.7.21	DMA_CreateDescriptor .....	332
19.7.22	DMA_SetupDescriptor .....	333
19.7.23	DMA_SetupChannelDescriptor .....	333
19.7.24	DMA_LoadChannelDescriptor .....	334
19.7.25	DMA_AbortTransfer .....	334
19.7.26	DMA_CreateHandle .....	334
19.7.27	DMA_SetCallback .....	335
19.7.28	DMA_PrepareTransfer .....	336
19.7.29	DMA_PrepareChannelTransfer .....	336
19.7.30	DMA_SubmitTransfer .....	337
19.7.31	DMA_SubmitChannelTransferParameter .....	337
19.7.32	DMA_SubmitChannelDescriptor .....	338
19.7.33	DMA_SubmitChannelTransfer .....	339
19.7.34	DMA_StartTransfer .....	340
19.7.35	DMA_IRQHandle .....	340
 <b>Chapter 20 GPIO: General Purpose I/O</b>		
<b>20.1</b>	<b>Overview .....</b>	<b>342</b>
<b>20.2</b>	<b>Function groups .....</b>	<b>342</b>
20.2.1	Initialization and deinitialization .....	342
20.2.2	Pin manipulation .....	342
20.2.3	Port manipulation .....	342
20.2.4	Port masking .....	342
<b>20.3</b>	<b>Typical use case .....</b>	<b>342</b>
<b>20.4</b>	<b>Data Structure Documentation .....</b>	<b>344</b>
20.4.1	struct gpio_pin_config_t .....	344
<b>20.5</b>	<b>Macro Definition Documentation .....</b>	<b>344</b>
20.5.1	FSL_GPIO_DRIVER_VERSION .....	344
<b>20.6</b>	<b>Enumeration Type Documentation .....</b>	<b>344</b>
20.6.1	gpio_pin_direction_t .....	344
<b>20.7</b>	<b>Function Documentation .....</b>	<b>344</b>
20.7.1	GPIO_PortInit .....	344
20.7.2	GPIO_PinInit .....	344
20.7.3	GPIO_PinWrite .....	345
20.7.4	GPIO_PinRead .....	345
20.7.5	GPIO_PortSet .....	346
20.7.6	GPIO_PortClear .....	346
20.7.7	GPIO_PortToggle .....	346

Section No.	Title	Page No.
<b>Chapter 21</b>	<b>IOCON: I/O pin configuration</b>	
<b>21.1</b>	<b>Overview</b>	<b>348</b>
<b>21.2</b>	<b>Function groups</b>	<b>348</b>
21.2.1	Pin mux set	348
21.2.2	Pin mux set	348
<b>21.3</b>	<b>Typical use case</b>	<b>348</b>
<b>21.4</b>	<b>Data Structure Documentation</b>	<b>349</b>
21.4.1	struct iocon_group_t	349
<b>21.5</b>	<b>Macro Definition Documentation</b>	<b>349</b>
21.5.1	FSL_IOCON_DRIVER_VERSION	349
21.5.2	IOCON_FUNC0	349
<b>21.6</b>	<b>Function Documentation</b>	<b>350</b>
21.6.1	IOCON_PinMuxSet	350
21.6.2	IOCON_SetPinMuxing	350
<b>Chapter 22</b>	<b>RTC: Real Time Clock</b>	
<b>22.1</b>	<b>Overview</b>	<b>351</b>
<b>22.2</b>	<b>Function groups</b>	<b>351</b>
22.2.1	Initialization and deinitialization	351
22.2.2	Set & Get Datetime	351
22.2.3	Set & Get Alarm	351
22.2.4	Start & Stop timer	351
22.2.5	Status	352
22.2.6	Interrupt	352
22.2.7	High resolution timer	352
<b>22.3</b>	<b>Typical use case</b>	<b>352</b>
22.3.1	RTC tick example	352
<b>22.4</b>	<b>Data Structure Documentation</b>	<b>354</b>
22.4.1	struct rtc_datetime_t	354
<b>22.5</b>	<b>Enumeration Type Documentation</b>	<b>355</b>
22.5.1	rtc_interrupt_enable_t	355
22.5.2	rtc_status_flags_t	355
<b>22.6</b>	<b>Function Documentation</b>	<b>355</b>
22.6.1	RTC_Init	355
22.6.2	RTC_Deinit	355

Section No.	Title	Page No.
22.6.3	RTC_SetDatetime .....	356
22.6.4	RTC_GetDatetime .....	356
22.6.5	RTC_SetAlarm .....	356
22.6.6	RTC_GetAlarm .....	357
22.6.7	RTC_EnableWakeupTimer .....	357
22.6.8	RTC_GetEnabledWakeupTimer .....	357
22.6.9	RTC_SetSecondsTimerMatch .....	357
22.6.10	RTC_GetSecondsTimerMatch .....	358
22.6.11	RTC_SetSecondsTimerCount .....	358
22.6.12	RTC_GetSecondsTimerCount .....	358
22.6.13	RTC_SetWakeupCount .....	358
22.6.14	RTC_GetWakeupCount .....	359
22.6.15	RTC_EnableWakeUpTimerInterruptFromDPD .....	359
22.6.16	RTC_EnableAlarmTimerInterruptFromDPD .....	359
22.6.17	RTC_EnableInterrupts .....	360
22.6.18	RTC_DisableInterrupts .....	360
22.6.19	RTC_GetEnabledInterrupts .....	360
22.6.20	RTC_GetStatusFlags .....	360
22.6.21	RTC_ClearStatusFlags .....	361
22.6.22	RTC_EnableTimer .....	361
22.6.23	RTC_StartTimer .....	361
22.6.24	RTC_StopTimer .....	363
22.6.25	RTC_Reset .....	363

## Chapter 23 MCAN: Controller Area Network Driver

<b>23.1</b>	<b>Overview .....</b>	<b>364</b>
<b>23.2</b>	<b>Data Structure Documentation .....</b>	<b>370</b>
23.2.1	struct mcan_tx_buffer_frame_t .....	370
23.2.2	struct mcan_rx_buffer_frame_t .....	371
23.2.3	struct mcan_rx_fifo_config_t .....	372
23.2.4	struct mcan_rx_buffer_config_t .....	373
23.2.5	struct mcan_tx_fifo_config_t .....	373
23.2.6	struct mcan_tx_buffer_config_t .....	374
23.2.7	struct mcan_std_filter_element_config_t .....	374
23.2.8	struct mcan_ext_filter_element_config_t .....	375
23.2.9	struct mcan_frame_filter_config_t .....	375
23.2.10	struct mcan_timing_config_t .....	376
23.2.11	struct mcan_memory_config_t .....	377
23.2.12	struct mcan_config_t .....	377
23.2.13	struct mcan_buffer_transfer_t .....	378
23.2.14	struct mcan_fifo_transfer_t .....	378
23.2.15	struct _mcan_handle .....	378

Section No.	Title	Page No.
<b>23.3</b>	<b>Macro Definition Documentation</b>	<b>379</b>
23.3.1	FSL_MCAN_DRIVER_VERSION	379
<b>23.4</b>	<b>Typedef Documentation</b>	<b>379</b>
23.4.1	mcan_transfer_callback_t	379
<b>23.5</b>	<b>Enumeration Type Documentation</b>	<b>380</b>
23.5.1	anonymous enum	380
23.5.2	_mcan_flags	380
23.5.3	_mcan_rx_fifo_flags	380
23.5.4	_mcan_tx_flags	381
23.5.5	_mcan_interrupt_enable	381
23.5.6	mcan_frame_idformat_t	381
23.5.7	mcan_frame_type_t	382
23.5.8	mcan_bytes_in_datafield_t	382
23.5.9	mcan_fifo_type_t	382
23.5.10	mcan_fifo_opmode_config_t	382
23.5.11	mcan_txmode_config_t	382
23.5.12	mcan_remote_frame_config_t	383
23.5.13	mcan_nonmasking_frame_config_t	383
23.5.14	mcan_fec_config_t	383
23.5.15	mcan_filter_type_t	383
<b>23.6</b>	<b>Function Documentation</b>	<b>384</b>
23.6.1	MCAN_Init	384
23.6.2	MCAN_Deinit	384
23.6.3	MCAN_GetDefaultConfig	384
23.6.4	MCAN_EnterInitialMode	385
23.6.5	MCAN_EnterNormalMode	385
23.6.6	MCAN_SetMsgRAMBase	385
23.6.7	MCAN_GetMsgRAMBase	385
23.6.8	MCAN_CalculateImprovedTimingValues	386
23.6.9	MCAN_SetArbitrationTimingConfig	386
23.6.10	MCAN_SetBaudRate	386
23.6.11	MCAN_FDCalculateImprovedTimingValues	387
23.6.12	MCAN_SetBaudRateFD	387
23.6.13	MCAN_SetDataTimingConfig	388
23.6.14	MCAN_SetRxFifo0Config	388
23.6.15	MCAN_SetRxFifo1Config	389
23.6.16	MCAN_SetRxBufferConfig	389
23.6.17	MCAN_SetTxEventFifoConfig	389
23.6.18	MCAN_SetTxBufferConfig	389
23.6.19	MCAN_SetFilterConfig	390
23.6.20	MCAN_SetMessageRamConfig	390
23.6.21	MCAN_SetSTDFilterElement	390

Section No.	Title	Page No.
23.6.22	MCAN_SetEXTFilterElement .....	391
23.6.23	MCAN_GetStatusFlag .....	391
23.6.24	MCAN_ClearStatusFlag .....	391
23.6.25	MCAN_GetRxBufferStatusFlag .....	392
23.6.26	MCAN_ClearRxBufferStatusFlag .....	392
23.6.27	MCAN_EnableInterrupts .....	392
23.6.28	MCAN_EnableTransmitBufferInterrupts .....	393
23.6.29	MCAN_DisableTransmitBufferInterrupts .....	393
23.6.30	MCAN_DisableInterrupts .....	393
23.6.31	MCAN_IsTransmitRequestPending .....	394
23.6.32	MCAN_IsTransmitOccurred .....	394
23.6.33	MCAN_WriteTxBuffer .....	394
23.6.34	MCAN_ReadRxBuffer .....	395
23.6.35	MCAN_ReadRxFifo .....	396
23.6.36	MCAN_TransmitAddRequest .....	396
23.6.37	MCAN_TransmitCancelRequest .....	396
23.6.38	MCAN_TransferSendBlocking .....	397
23.6.39	MCAN_TransferReceiveBlocking .....	397
23.6.40	MCAN_TransferReceiveFifoBlocking .....	398
23.6.41	MCAN_TransferCreateHandle .....	399
23.6.42	MCAN_TransferSendNonBlocking .....	399
23.6.43	MCAN_TransferReceiveFifoNonBlocking .....	400
23.6.44	MCAN_TransferAbortSend .....	400
23.6.45	MCAN_TransferAbortReceiveFifo .....	401
23.6.46	MCAN_TransferHandleIRQ .....	402
<b>Chapter 24</b>	<b>MRT: Multi-Rate Timer</b>	
<b>24.1</b>	<b>Overview .....</b>	<b>403</b>
<b>24.2</b>	<b>Function groups .....</b>	<b>403</b>
24.2.1	Initialization and deinitialization .....	403
24.2.2	Timer period Operations .....	403
24.2.3	Start and Stop timer operations .....	403
24.2.4	Get and release channel .....	404
24.2.5	Status .....	404
24.2.6	Interrupt .....	404
<b>24.3</b>	<b>Typical use case .....</b>	<b>404</b>
24.3.1	MRT tick example .....	404
<b>24.4</b>	<b>Data Structure Documentation .....</b>	<b>406</b>
24.4.1	struct mrt_config_t .....	406
<b>24.5</b>	<b>Enumeration Type Documentation .....</b>	<b>406</b>

Section No.	Title	Page No.
24.5.1	mrt_chnl_t	406
24.5.2	mrt_timer_mode_t	406
24.5.3	mrt_interrupt_enable_t	407
24.5.4	mrt_status_flags_t	407
<b>24.6</b>	<b>Function Documentation</b>	<b>407</b>
24.6.1	MRT_Init	407
24.6.2	MRT_Deinit	407
24.6.3	MRT_GetDefaultConfig	407
24.6.4	MRT_SetupChannelMode	408
24.6.5	MRT_EnableInterrupts	408
24.6.6	MRT_DisableInterrupts	408
24.6.7	MRT_GetEnabledInterrupts	408
24.6.8	MRT_GetStatusFlags	409
24.6.9	MRT_ClearStatusFlags	409
24.6.10	MRT_UpdateTimerPeriod	409
24.6.11	MRT_GetCurrentTimerCount	410
24.6.12	MRT_StartTimer	410
24.6.13	MRT_StopTimer	411
24.6.14	MRT_GetIdleChannel	411
24.6.15	MRT_ReleaseChannel	411
<b>Chapter 25</b>	<b>OSTIMER: OS Event Timer Driver</b>	
<b>25.1</b>	<b>Overview</b>	<b>412</b>
<b>25.2</b>	<b>Function groups</b>	<b>412</b>
25.2.1	Initialization and deinitialization	412
25.2.2	OSTIMER status	412
25.2.3	OSTIMER set match value	412
25.2.4	OSTIMER get timer count	412
<b>25.3</b>	<b>Typical use case</b>	<b>413</b>
<b>25.4</b>	<b>Macro Definition Documentation</b>	<b>414</b>
25.4.1	FSL_OSTIMER_DRIVER_VERSION	414
<b>25.5</b>	<b>Typedef Documentation</b>	<b>414</b>
25.5.1	ostimer_callback_t	414
<b>25.6</b>	<b>Enumeration Type Documentation</b>	<b>414</b>
25.6.1	_ostimer_flags	414
<b>25.7</b>	<b>Function Documentation</b>	<b>414</b>
25.7.1	OSTIMER_Init	414
25.7.2	OSTIMER_Deinit	414

Section No.	Title	Page No.
25.7.3	OSTIMER_GrayToDecimal	414
25.7.4	OSTIMER_DecimalToGray	415
25.7.5	OSTIMER_GetStatusFlags	415
25.7.6	OSTIMER_ClearStatusFlags	415
25.7.7	OSTIMER_SetMatchRawValue	416
25.7.8	OSTIMER_SetMatchValue	416
25.7.9	OSTIMER_SetMatchRegister	417
25.7.10	OSTIMER_EnableMatchInterrupt	417
25.7.11	OSTIMER_DisableMatchInterrupt	417
25.7.12	OSTIMER_GetCurrentTimerRawValue	418
25.7.13	OSTIMER_GetCurrentTimerValue	418
25.7.14	OSTIMER_GetCaptureRawValue	418
25.7.15	OSTIMER_GetCaptureValue	419
25.7.16	OSTIMER_HandleIRQ	419
 <b>Chapter 26 PINT: Pin Interrupt and Pattern Match Driver</b>		
<b>26.1</b>	<b>Overview</b>	<b>420</b>
<b>26.2</b>	<b>Pin Interrupt and Pattern match Driver operation</b>	<b>420</b>
26.2.1	Pin Interrupt use case	420
26.2.2	Pattern match use case	420
<b>26.3</b>	<b>Typedef Documentation</b>	<b>423</b>
26.3.1	pint_cb_t	423
<b>26.4</b>	<b>Enumeration Type Documentation</b>	<b>423</b>
26.4.1	pint_pin_enable_t	423
26.4.2	pint_pin_int_t	423
26.4.3	pint_pmatch_input_src_t	424
26.4.4	pint_pmatch_bslicet	424
26.4.5	pint_pmatch_bslicecfg_t	424
<b>26.5</b>	<b>Function Documentation</b>	<b>425</b>
26.5.1	PINT_Init	425
26.5.2	PINT_PinInterruptConfig	425
26.5.3	PINT_PinInterruptGetConfig	425
26.5.4	PINT_PinInterruptClrStatus	426
26.5.5	PINT_PinInterruptGetStatus	426
26.5.6	PINT_PinInterruptClrStatusAll	427
26.5.7	PINT_PinInterruptGetStatusAll	427
26.5.8	PINT_PinInterruptClrFallFlag	427
26.5.9	PINT_PinInterruptGetFallFlag	428
26.5.10	PINT_PinInterruptClrFallFlagAll	428
26.5.11	PINT_PinInterruptGetFallFlagAll	428



Section No.	Title	Page No.
26.5.12	PINT_PinInterruptClrRiseFlag .....	429
26.5.13	PINT_PinInterruptGetRiseFlag .....	429
26.5.14	PINT_PinInterruptClrRiseFlagAll .....	430
26.5.15	PINT_PinInterruptGetRiseFlagAll .....	430
26.5.16	PINT_PatternMatchConfig .....	430
26.5.17	PINT_PatternMatchGetConfig .....	431
26.5.18	PINT_PatternMatchGetStatus .....	431
26.5.19	PINT_PatternMatchGetStatusAll .....	432
26.5.20	PINT_PatternMatchResetDetectLogic .....	432
26.5.21	PINT_PatternMatchEnable .....	432
26.5.22	PINT_PatternMatchDisable .....	433
26.5.23	PINT_PatternMatchEnableRXEV .....	433
26.5.24	PINT_PatternMatchDisableRXEV .....	433
26.5.25	PINT_EnableCallback .....	434
26.5.26	PINT_DisableCallback .....	434
26.5.27	PINT_Deinit .....	434
26.5.28	PINT_EnableCallbackByIndex .....	435
26.5.29	PINT_DisableCallbackByIndex .....	435
 <b>Chapter 27 PLU: Programmable Logic Unit</b>		
<b>27.1</b>	<b>Overview .....</b>	<b>436</b>
<b>27.2</b>	<b>Function groups .....</b>	<b>436</b>
27.2.1	Initialization and de-initialization .....	436
27.2.2	Set input/output source and Truth Table .....	436
27.2.3	Read current Output State .....	436
27.2.4	Wake-up/Interrupt Control .....	436
<b>27.3</b>	<b>Typical use case .....</b>	<b>437</b>
27.3.1	PLU combination example .....	437
<b>27.4</b>	<b>Enumeration Type Documentation .....</b>	<b>440</b>
27.4.1	plu_lut_index_t .....	440
27.4.2	plu_lut_in_index_t .....	441
27.4.3	plu_lut_input_source_t .....	441
27.4.4	plu_output_index_t .....	442
27.4.5	plu_output_source_t .....	442
<b>27.5</b>	<b>Function Documentation .....</b>	<b>443</b>
27.5.1	PLU_Init .....	443
27.5.2	PLU_Deinit .....	443
27.5.3	PLU_SetLutInputSource .....	444
27.5.4	PLU_SetOutputSource .....	445
27.5.5	PLU_SetLutTruthTable .....	445

Section No.	Title	Page No.
27.5.6	PLU_ReadOutputState .....	445
<b>Chapter 28 PRINCE: PRINCE bus crypto engine</b>		
<b>28.1</b>	<b>Overview .....</b>	<b>447</b>
<b>28.2</b>	<b>Macro Definition Documentation .....</b>	<b>448</b>
28.2.1	FSL_PRINCE_DRIVER_VERSION .....	448
<b>28.3</b>	<b>Enumeration Type Documentation .....</b>	<b>449</b>
28.3.1	skboot_status_t .....	449
28.3.2	secure_bool_t .....	449
28.3.3	prince_region_t .....	450
28.3.4	prince_lock_t .....	450
28.3.5	prince_flags_t .....	450
<b>28.4</b>	<b>Function Documentation .....</b>	<b>450</b>
28.4.1	PRINCE_EncryptEnable .....	450
28.4.2	PRINCE_EncryptDisable .....	450
28.4.3	PRINCE_IsEncryptEnable .....	451
28.4.4	PRINCE_SetMask .....	451
28.4.5	PRINCE_SetLock .....	451
28.4.6	PRINCE_GenNewIV .....	452
28.4.7	PRINCE_LoadIV .....	452
28.4.8	PRINCE_SetEncryptForAddressRange .....	453
28.4.9	PRINCE_GetRegionSREnable .....	453
28.4.10	PRINCE_GetRegionBaseAddress .....	454
28.4.11	PRINCE_SetRegionIV .....	455
28.4.12	PRINCE_SetRegionBaseAddress .....	455
28.4.13	PRINCE_SetRegionSREnable .....	455
28.4.14	PRINCE_FlashEraseWithChecker .....	456
28.4.15	PRINCE_FlashProgramWithChecker .....	457
<b>Chapter 29 PUF: Physical Unclonable Function</b>		
<b>29.1</b>	<b>Overview .....</b>	<b>458</b>
<b>29.2</b>	<b>PUF Driver Initialization and deinitialization .....</b>	<b>458</b>
<b>29.3</b>	<b>Comments about API usage in RTOS .....</b>	<b>458</b>
<b>29.4</b>	<b>Comments about API usage in interrupt handler .....</b>	<b>458</b>
<b>29.5</b>	<b>PUF Driver Examples .....</b>	<b>458</b>
29.5.1	Simple examples .....	458

Section No.	Title	Page No.
<b>29.6</b>	<b>Macro Definition Documentation</b>	<b>459</b>
29.6.1	FSL_PUF_DRIVER_VERSION	459
29.6.2	PUF_GET_KEY_CODE_SIZE_FOR_KEY_SIZE	460
<b>29.7</b>	<b>Enumeration Type Documentation</b>	<b>460</b>
29.7.1	puf_key_slot_t	460
29.7.2	anonymous enum	460
<b>Chapter 30 RNG: Random Number Generator</b>		
<b>30.1</b>	<b>Overview</b>	<b>461</b>
<b>30.2</b>	<b>Get random data from RNG</b>	<b>461</b>
<b>30.3</b>	<b>Macro Definition Documentation</b>	<b>461</b>
30.3.1	FSL_RNG_DRIVER_VERSION	461
<b>30.4</b>	<b>Function Documentation</b>	<b>462</b>
30.4.1	RNG_Init	462
30.4.2	RNG_Deinit	462
30.4.3	RNG_GetRandomData	462
30.4.4	RNG_GetRandomWord	463
<b>Chapter 31 SCTimer: SCTimer/PWM (SCT)</b>		
<b>31.1</b>	<b>Overview</b>	<b>464</b>
<b>31.2</b>	<b>Function groups</b>	<b>464</b>
31.2.1	Initialization and deinitialization	464
31.2.2	PWM Operations	464
31.2.3	Status	464
31.2.4	Interrupt	464
<b>31.3</b>	<b>SCTimer State machine and operations</b>	<b>465</b>
31.3.1	SCTimer event operations	465
31.3.2	SCTimer state operations	465
31.3.3	SCTimer action operations	465
<b>31.4</b>	<b>16-bit counter mode</b>	<b>465</b>
<b>31.5</b>	<b>Typical use case</b>	<b>466</b>
31.5.1	PWM output	466
<b>31.6</b>	<b>Data Structure Documentation</b>	<b>471</b>
31.6.1	struct sctimer_pwm_signal_param_t	471
31.6.2	struct sctimer_config_t	471

Section No.	Title	Page No.
<b>31.7</b>	<b>Typedef Documentation</b>	<b>472</b>
31.7.1	sctimer_event_callback_t	472
<b>31.8</b>	<b>Enumeration Type Documentation</b>	<b>472</b>
31.8.1	sctimer_pwm_mode_t	472
31.8.2	sctimer_counter_t	473
31.8.3	sctimer_input_t	473
31.8.4	sctimer_out_t	473
31.8.5	sctimer_pwm_level_select_t	473
31.8.6	sctimer_clock_mode_t	474
31.8.7	sctimer_clock_select_t	474
31.8.8	sctimer_conflict_resolution_t	474
31.8.9	sctimer_event_active_direction_t	475
31.8.10	sctimer_interrupt_enable_t	475
31.8.11	sctimer_status_flags_t	475
<b>31.9</b>	<b>Function Documentation</b>	<b>476</b>
31.9.1	SCTIMER_Init	476
31.9.2	SCTIMER_Deinit	476
31.9.3	SCTIMER_GetDefaultConfig	476
31.9.4	SCTIMER_SetupPwm	477
31.9.5	SCTIMER_UpdatePwmDutycycle	477
31.9.6	SCTIMER_EnableInterrupts	478
31.9.7	SCTIMER_DisableInterrupts	478
31.9.8	SCTIMER_GetEnabledInterrupts	478
31.9.9	SCTIMER_GetStatusFlags	479
31.9.10	SCTIMER_ClearStatusFlags	479
31.9.11	SCTIMER_StartTimer	479
31.9.12	SCTIMER_StopTimer	480
31.9.13	SCTIMER_CreateAndScheduleEvent	480
31.9.14	SCTIMER_ScheduleEvent	481
31.9.15	SCTIMER_IncreaseState	481
31.9.16	SCTIMER_GetCurrentState	481
31.9.17	SCTIMER_SetCounterState	482
31.9.18	SCTIMER_GetCounterState	482
31.9.19	SCTIMER_SetupCaptureAction	482
31.9.20	SCTIMER_SetCallback	483
31.9.21	SCTIMER_SetupStateLdMethodAction	483
31.9.22	SCTIMER_SetupNextStateActionwithLdMethod	484
31.9.23	SCTIMER_SetupNextStateAction	484
31.9.24	SCTIMER_SetupEventActiveDirection	485
31.9.25	SCTIMER_SetupOutputSetAction	485
31.9.26	SCTIMER_SetupOutputClearAction	485
31.9.27	SCTIMER_SetupOutputToggleAction	486
31.9.28	SCTIMER_SetupCounterLimitAction	487

Section No.	Title	Page No.
31.9.29	SCTIMER_SetupCounterStopAction .....	487
31.9.30	SCTIMER_SetupCounterStartAction .....	487
31.9.31	SCTIMER_SetupCounterHaltAction .....	488
31.9.32	SCTIMER_SetupDmaTriggerAction .....	488
31.9.33	SCTIMER_SetCOUNTValue .....	488
31.9.34	SCTIMER_GetCOUNTValue .....	489
31.9.35	SCTIMER_SetEventInState .....	489
31.9.36	SCTIMER_ClearEventInState .....	489
31.9.37	SCTIMER_GetEventInState .....	490
31.9.38	SCTIMER_EventHandleIRQ .....	490

## Chapter 32 SYSCTL: I2S bridging and signal sharing Configuration

<b>32.1</b>	<b>Overview .....</b>	<b>491</b>
<b>32.2</b>	<b>Macro Definition Documentation .....</b>	<b>492</b>
32.2.1	FSL_SYSCTL_DRIVER_VERSION .....	492
<b>32.3</b>	<b>Enumeration Type Documentation .....</b>	<b>492</b>
32.3.1	_sysctl_share_set_index .....	492
32.3.2	sysctl_fcctrlsel_signal_t .....	493
32.3.3	_sysctl_share_src .....	493
32.3.4	_sysctl_dataout_mask .....	493
32.3.5	sysctl_sharedctrlset_signal_t .....	493
<b>32.4</b>	<b>Function Documentation .....</b>	<b>494</b>
32.4.1	SYSCTL_Init .....	494
32.4.2	SYSCTL_Deinit .....	494
32.4.3	SYSCTL_SetFlexcommShareSet .....	494
32.4.4	SYSCTL_SetShareSet .....	494
32.4.5	SYSCTL_SetShareSetSrc .....	495
32.4.6	SYSCTL_SetShareSignalSrc .....	495

## Chapter 33 UTICK: MictoTick Timer Driver

<b>33.1</b>	<b>Overview .....</b>	<b>496</b>
<b>33.2</b>	<b>Typical use case .....</b>	<b>496</b>
<b>33.3</b>	<b>Macro Definition Documentation .....</b>	<b>497</b>
33.3.1	FSL_UTICK_DRIVER_VERSION .....	497
<b>33.4</b>	<b>Typedef Documentation .....</b>	<b>497</b>
33.4.1	utick_callback_t .....	497
<b>33.5</b>	<b>Enumeration Type Documentation .....</b>	<b>497</b>

Section No.	Title	Page No.
33.5.1	utick_mode_t .....	497
<b>33.6</b>	<b>Function Documentation .....</b>	<b>497</b>
33.6.1	UTICK_Init .....	497
33.6.2	UTICK_Deinit .....	497
33.6.3	UTICK_GetStatusFlags .....	497
33.6.4	UTICK_ClearStatusFlags .....	498
33.6.5	UTICK_SetTick .....	498
33.6.6	UTICK_HandleIRQ .....	498
 <b>Chapter 34 WWDT: Windowed Watchdog Timer Driver</b>		
<b>34.1</b>	<b>Overview .....</b>	<b>500</b>
<b>34.2</b>	<b>Function groups .....</b>	<b>500</b>
34.2.1	Initialization and deinitialization .....	500
34.2.2	Status .....	500
34.2.3	Interrupt .....	500
34.2.4	Watch dog Refresh .....	500
<b>34.3</b>	<b>Typical use case .....</b>	<b>500</b>
<b>34.4</b>	<b>Data Structure Documentation .....</b>	<b>502</b>
34.4.1	struct wwdt_config_t .....	502
<b>34.5</b>	<b>Macro Definition Documentation .....</b>	<b>502</b>
34.5.1	FSL_WWDT_DRIVER_VERSION .....	502
<b>34.6</b>	<b>Enumeration Type Documentation .....</b>	<b>502</b>
34.6.1	_wwdt_status_flags_t .....	502
<b>34.7</b>	<b>Function Documentation .....</b>	<b>503</b>
34.7.1	WWDT_GetDefaultConfig .....	503
34.7.2	WWDT_Init .....	503
34.7.3	WWDT_Deinit .....	503
34.7.4	WWDT_Enable .....	504
34.7.5	WWDT_Disable .....	504
34.7.6	WWDT_GetStatusFlags .....	504
34.7.7	WWDT_ClearStatusFlags .....	505
34.7.8	WWDT_SetWarningValue .....	505
34.7.9	WWDT_SetTimeoutValue .....	505
34.7.10	WWDT_SetWindowValue .....	507
34.7.11	WWDT_Refresh .....	507

Section No.	Title	Page No.
<b>Chapter 35 Debug Console</b>		
<b>35.1</b>	<b>Overview</b>	<b>508</b>
<b>35.2</b>	<b>Function groups</b>	<b>508</b>
35.2.1	Initialization	508
35.2.2	Advanced Feature	509
35.2.3	SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART	513
<b>35.3</b>	<b>Typical use case</b>	<b>514</b>
<b>35.4</b>	<b>Macro Definition Documentation</b>	<b>516</b>
35.4.1	DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN	516
35.4.2	DEBUGCONSOLE_REDIRECT_TO_SDK	516
35.4.3	DEBUGCONSOLE_DISABLE	516
35.4.4	SDK_DEBUGCONSOLE	516
35.4.5	PRINTF	516
<b>35.5</b>	<b>Function Documentation</b>	<b>516</b>
35.5.1	DbgConsole_Init	516
35.5.2	DbgConsole_Deinit	517
35.5.3	DbgConsole_EnterLowpower	517
35.5.4	DbgConsole_ExitLowpower	518
35.5.5	DbgConsole_Printf	518
35.5.6	DbgConsole_Vprintf	518
35.5.7	DbgConsole_Putchar	518
35.5.8	DbgConsole_Scanf	519
35.5.9	DbgConsole_Getchar	519
35.5.10	DbgConsole_BlockingPrintf	520
35.5.11	DbgConsole_BlockingVprintf	520
35.5.12	DbgConsole_Flush	520
35.5.13	DbgConsole_TryGetchar	521
<b>35.6</b>	<b>debug console configuration</b>	<b>523</b>
35.6.1	Overview	523
35.6.2	Macro Definition Documentation	524
<b>Chapter 36 Notification Framework</b>		
<b>36.1</b>	<b>Overview</b>	<b>526</b>
<b>36.2</b>	<b>Notifier Overview</b>	<b>526</b>
<b>36.3</b>	<b>Data Structure Documentation</b>	<b>528</b>
36.3.1	struct notifier_notification_block_t	528
36.3.2	struct notifier_callback_config_t	529

Section No.	Title	Page No.
36.3.3	struct notifier_handle_t .....	529
<b>36.4</b>	<b>Typedef Documentation .....</b>	<b>530</b>
36.4.1	notifier_user_config_t .....	530
36.4.2	notifier_user_function_t .....	530
36.4.3	notifier_callback_t .....	531
<b>36.5</b>	<b>Enumeration Type Documentation .....</b>	<b>531</b>
36.5.1	_notifier_status .....	531
36.5.2	notifier_policy_t .....	532
36.5.3	notifier_notification_type_t .....	532
36.5.4	notifier_callback_type_t .....	532
<b>36.6</b>	<b>Function Documentation .....</b>	<b>533</b>
36.6.1	NOTIFIER_CreateHandle .....	533
36.6.2	NOTIFIER_SwitchConfig .....	534
36.6.3	NOTIFIER_GetErrorCallbackIndex .....	535
 <b>Chapter 37 Shell</b>		
<b>37.1</b>	<b>Overview .....</b>	<b>536</b>
<b>37.2</b>	<b>Function groups .....</b>	<b>536</b>
37.2.1	Initialization .....	536
37.2.2	Advanced Feature .....	536
37.2.3	Shell Operation .....	536
<b>37.3</b>	<b>Data Structure Documentation .....</b>	<b>538</b>
37.3.1	struct shell_command_t .....	538
<b>37.4</b>	<b>Macro Definition Documentation .....</b>	<b>539</b>
37.4.1	SHELL_NON_BLOCKING_MODE .....	539
37.4.2	SHELL_AUTO_COMPLETE .....	539
37.4.3	SHELL_BUFFER_SIZE .....	539
37.4.4	SHELL_MAX_ARGS .....	539
37.4.5	SHELL_HISTORY_COUNT .....	539
37.4.6	SHELL_HANDLE_SIZE .....	539
37.4.7	SHELL_USE_COMMON_TASK .....	540
37.4.8	SHELL_TASK_PRIORITY .....	540
37.4.9	SHELL_TASK_STACK_SIZE .....	540
37.4.10	SHELL_HANDLE_DEFINE .....	540
37.4.11	SHELL_COMMAND_DEFINE .....	540
37.4.12	SHELL_COMMAND .....	541
<b>37.5</b>	<b>Typedef Documentation .....</b>	<b>541</b>
37.5.1	cmd_function_t .....	541



Section No.	Title	Page No.
<b>37.6</b>	<b>Enumeration Type Documentation</b>	<b>541</b>
37.6.1	shell_status_t	541
<b>37.7</b>	<b>Function Documentation</b>	<b>541</b>
37.7.1	SHELL_Init	541
37.7.2	SHELL_RegisterCommand	542
37.7.3	SHELL_UnregisterCommand	543
37.7.4	SHELL_Write	543
37.7.5	SHELL_Printf	544
37.7.6	SHELL_WriteSynchronization	544
37.7.7	SHELL_PrintfSynchronization	544
37.7.8	SHELL_ChangePrompt	545
37.7.9	SHELL_PrintPrompt	545
37.7.10	SHELL_Task	545
37.7.11	SHELL_checkRunningInIsr	546
 <b>Chapter 38 CODEC Driver</b>		
<b>38.1</b>	<b>Overview</b>	<b>547</b>
<b>38.2</b>	<b>CODEC Common Driver</b>	<b>548</b>
38.2.1	Overview	548
38.2.2	Data Structure Documentation	553
38.2.3	Macro Definition Documentation	554
38.2.4	Enumeration Type Documentation	554
38.2.5	Function Documentation	559
<b>38.3</b>	<b>CODEC I2C Driver</b>	<b>563</b>
38.3.1	Overview	563
38.3.2	Data Structure Documentation	564
38.3.3	Enumeration Type Documentation	564
38.3.4	Function Documentation	564
 <b>Chapter 39 Serial Manager</b>		
<b>39.1</b>	<b>Overview</b>	<b>567</b>
<b>39.2</b>	<b>Data Structure Documentation</b>	<b>570</b>
39.2.1	struct serial_manager_config_t	570
39.2.2	struct serial_manager_callback_message_t	571
<b>39.3</b>	<b>Macro Definition Documentation</b>	<b>571</b>
39.3.1	SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE	571
39.3.2	SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE	571
39.3.3	SERIAL_MANAGER_USE_COMMON_TASK	571

Section No.	Title	Page No.
39.3.4	SERIAL_MANAGER_HANDLE_SIZE .....	571
39.3.5	SERIAL_MANAGER_HANDLE_DEFINE .....	571
39.3.6	SERIAL_MANAGER_WRITE_HANDLE_DEFINE .....	572
39.3.7	SERIAL_MANAGER_READ_HANDLE_DEFINE .....	572
39.3.8	SERIAL_MANAGER_TASK_PRIORITY .....	573
39.3.9	SERIAL_MANAGER_TASK_STACK_SIZE .....	573
<b>39.4</b>	<b>Enumeration Type Documentation .....</b>	<b>573</b>
39.4.1	serial_port_type_t .....	573
39.4.2	serial_manager_type_t .....	573
39.4.3	serial_manager_status_t .....	573
<b>39.5</b>	<b>Function Documentation .....</b>	<b>574</b>
39.5.1	SerialManager_Init .....	574
39.5.2	SerialManager_Deinit .....	575
39.5.3	SerialManager_OpenWriteHandle .....	575
39.5.4	SerialManager_CloseWriteHandle .....	577
39.5.5	SerialManager_OpenReadHandle .....	578
39.5.6	SerialManager_CloseReadHandle .....	579
39.5.7	SerialManager_WriteBlocking .....	579
39.5.8	SerialManager_ReadBlocking .....	580
39.5.9	SerialManager_WriteNonBlocking .....	581
39.5.10	SerialManager_ReadNonBlocking .....	581
39.5.11	SerialManager_TryRead .....	582
39.5.12	SerialManager_CancelWriting .....	583
39.5.13	SerialManager_CancelReading .....	583
39.5.14	SerialManager_InstallTxCallback .....	584
39.5.15	SerialManager_InstallRxCallback .....	584
39.5.16	SerialManager_needPollingIsr .....	586
39.5.17	SerialManager_EnterLowpower .....	586
39.5.18	SerialManager_ExitLowpower .....	586
39.5.19	SerialManager_SetLowpowerCriticalCb .....	587
<b>Chapter 40</b>	<b>Spi_cmsis_driver</b>	
<b>40.1</b>	<b>Function groups .....</b>	<b>588</b>
40.1.1	SPI CMSIS GetVersion Operation .....	588
40.1.2	SPI CMSIS GetCapabilities Operation .....	588
40.1.3	SPI CMSIS Initialize and Uninitialize Operation .....	588
40.1.4	SPI CMSIS Transfer Operation .....	588
40.1.5	SPI CMSIS Status Operation .....	588
40.1.6	SPI CMSIS Control Operation .....	589
<b>40.2</b>	<b>Typical use case .....</b>	<b>589</b>
40.2.1	Master Operation .....	589

Section No.	Title	Page No.
40.2.2	Slave Operation .....	589
<b>Chapter 41 I2c_cmsis_driver</b>		
<b>41.1</b>	<b>I2C CMSIS Driver .....</b>	<b>590</b>
41.1.1	Master Operation in interrupt transactional method .....	590
41.1.2	Master Operation in DMA transactional method .....	590
41.1.3	Slave Operation in interrupt transactional method .....	591
<b>Chapter 42 Usart_cmsis_driver</b>		
<b>42.1</b>	<b>USART Send Methods .....</b>	<b>592</b>
42.1.1	USART Send using an interrupt method .....	592
42.1.2	USART Send using the DMA method .....	592
<b>Chapter 43 CDOG</b>		
<b>43.1</b>	<b>Overview .....</b>	<b>594</b>
<b>43.2</b>	<b>Macro Definition Documentation .....</b>	<b>595</b>
43.2.1	FSL_CDOG_DRIVER_VERSION .....	595
<b>43.3</b>	<b>Function Documentation .....</b>	<b>595</b>
43.3.1	CDOG_Init .....	595
43.3.2	CDOG_Deinit .....	595
43.3.3	CDOG_GetDefaultConfig .....	596
43.3.4	CDOG_Stop .....	596
43.3.5	CDOG_Start .....	596
43.3.6	CDOG_Check .....	596
43.3.7	CDOG_Set .....	597
43.3.8	CDOG_Add .....	597
43.3.9	CDOG_Add1 .....	597
43.3.10	CDOG_Add16 .....	597
43.3.11	CDOG_Add256 .....	598
43.3.12	CDOG_Sub .....	598
43.3.13	CDOG_Sub1 .....	598
43.3.14	CDOG_Sub16 .....	598
43.3.15	CDOG_Sub256 .....	598
43.3.16	CDOG_WritePersistent .....	599
43.3.17	CDOG_ReadPersistent .....	599
<b>Chapter 44 I2c_driver</b>		
<b>44.1</b>	<b>Overview .....</b>	<b>600</b>

Section No.	Title	Page No.
<b>44.2</b>	<b>Macro Definition Documentation</b>	<b>602</b>
44.2.1	FSL_I2C_DRIVER_VERSION	602
44.2.2	I2C_RETRY_TIMES	602
44.2.3	I2C_MASTER_TRANSMIT_IGNORE_LAST_NACK	602
<b>44.3</b>	<b>Enumeration Type Documentation</b>	<b>602</b>
44.3.1	anonymous enum	602
44.3.2	_i2c_status_flags	602
44.3.3	_i2c_interrupt_enable	603
<b>Chapter 45 I2c_master_driver</b>		
<b>45.1</b>	<b>Overview</b>	<b>605</b>
<b>45.2</b>	<b>Data Structure Documentation</b>	<b>607</b>
45.2.1	struct i2c_master_config_t	607
45.2.2	struct _i2c_master_transfer	608
45.2.3	struct _i2c_master_handle	609
<b>45.3</b>	<b>Typedef Documentation</b>	<b>610</b>
45.3.1	i2c_master_transfer_callback_t	610
<b>45.4</b>	<b>Enumeration Type Documentation</b>	<b>610</b>
45.4.1	i2c_direction_t	610
45.4.2	_i2c_master_transfer_flags	610
45.4.3	_i2c_transfer_states	611
<b>45.5</b>	<b>Function Documentation</b>	<b>611</b>
45.5.1	I2C_MasterGetDefaultConfig	611
45.5.2	I2C_MasterInit	611
45.5.3	I2C_MasterDeinit	612
45.5.4	I2C_GetInstance	612
45.5.5	I2C_MasterReset	612
45.5.6	I2C_MasterEnable	613
45.5.7	I2C_GetStatusFlags	613
45.5.8	I2C_ClearStatusFlags	613
45.5.9	I2C_MasterClearStatusFlags	614
45.5.10	I2C_EnableInterrupts	614
45.5.11	I2C_DisableInterrupts	615
45.5.12	I2C_GetEnabledInterrupts	615
45.5.13	I2C_MasterSetBaudRate	615
45.5.14	I2C_MasterSetTimeoutValue	616
45.5.15	I2C_MasterGetBusIdleState	616
45.5.16	I2C_MasterStart	616
45.5.17	I2C_MasterStop	617

Section No.	Title	Page No.
45.5.18	I2C_MasterRepeatedStart	617
45.5.19	I2C_MasterWriteBlocking	617
45.5.20	I2C_MasterReadBlocking	619
45.5.21	I2C_MasterTransferBlocking	620
45.5.22	I2C_MasterTransferCreateHandle	620
45.5.23	I2C_MasterTransferNonBlocking	621
45.5.24	I2C_MasterTransferGetCount	621
45.5.25	I2C_MasterTransferAbort	621
45.5.26	I2C_MasterTransferHandleIRQ	622
 <b>Chapter 46 I2c_slave_driver</b>		
<b>46.1</b>	<b>Overview</b>	<b>623</b>
<b>46.2</b>	<b>Data Structure Documentation</b>	<b>625</b>
46.2.1	struct i2c_slave_address_t	625
46.2.2	struct i2c_slave_config_t	625
46.2.3	struct i2c_slave_transfer_t	626
46.2.4	struct _i2c_slave_handle	627
<b>46.3</b>	<b>Typedef Documentation</b>	<b>628</b>
46.3.1	i2c_slave_transfer_callback_t	628
46.3.2	flexcomm_i2c_master_irq_handler_t	628
46.3.3	flexcomm_i2c_slave_irq_handler_t	628
<b>46.4</b>	<b>Enumeration Type Documentation</b>	<b>628</b>
46.4.1	i2c_slave_address_register_t	628
46.4.2	i2c_slave_address_qual_mode_t	629
46.4.3	i2c_slave_bus_speed_t	629
46.4.4	i2c_slave_transfer_event_t	629
<b>46.5</b>	<b>Function Documentation</b>	<b>629</b>
46.5.1	I2C_SlaveGetDefaultConfig	629
46.5.2	I2C_SlaveInit	630
46.5.3	I2C_SlaveSetAddress	630
46.5.4	I2C_SlaveDeinit	631
46.5.5	I2C_SlaveEnable	632
46.5.6	I2C_SlaveClearStatusFlags	632
46.5.7	I2C_SlaveWriteBlocking	632
46.5.8	I2C_SlaveReadBlocking	633
46.5.9	I2C_SlaveTransferCreateHandle	633
46.5.10	I2C_SlaveTransferNonBlocking	634
46.5.11	I2C_SlaveSetSendBuffer	634
46.5.12	I2C_SlaveSetReceiveBuffer	635
46.5.13	I2C_SlaveGetReceivedAddress	636

Section No.	Title	Page No.
46.5.14	I2C_SlaveTransferAbort .....	636
46.5.15	I2C_SlaveTransferGetCount .....	637
46.5.16	I2C_SlaveTransferHandleIRQ .....	637
<b>Chapter 47 I2c_dma_driver</b>		
<b>47.1</b>	<b>Overview .....</b>	<b>638</b>
<b>47.2</b>	<b>Data Structure Documentation .....</b>	<b>639</b>
47.2.1	struct_i2c_master_dma_handle .....	639
<b>47.3</b>	<b>Macro Definition Documentation .....</b>	<b>639</b>
47.3.1	FSL_I2C_DMA_DRIVER_VERSION .....	639
<b>47.4</b>	<b>Typedef Documentation .....</b>	<b>640</b>
47.4.1	i2c_master_dma_transfer_callback_t .....	640
47.4.2	flexcomm_i2c_dma_master_irq_handler_t .....	640
<b>47.5</b>	<b>Function Documentation .....</b>	<b>640</b>
47.5.1	I2C_MasterTransferCreateHandleDMA .....	640
47.5.2	I2C_MasterTransferDMA .....	640
47.5.3	I2C_MasterTransferGetCountDMA .....	641
47.5.4	I2C_MasterTransferAbortDMA .....	641
<b>Chapter 48 I2C FreeRTOS Driver</b>		
<b>48.1</b>	<b>Overview .....</b>	<b>642</b>
<b>48.2</b>	<b>Data Structure Documentation .....</b>	<b>642</b>
48.2.1	struct_i2c_rtos_handle_t .....	642
<b>48.3</b>	<b>Macro Definition Documentation .....</b>	<b>643</b>
48.3.1	FSL_I2C_FREERTOS_DRIVER_VERSION .....	643
<b>48.4</b>	<b>Function Documentation .....</b>	<b>643</b>
48.4.1	I2C_RTOS_Init .....	643
48.4.2	I2C_RTOS_Deinit .....	643
48.4.3	I2C_RTOS_Transfer .....	643
<b>Chapter 49 I2s_driver</b>		
<b>49.1</b>	<b>Overview .....</b>	<b>645</b>
<b>49.2</b>	<b>Data Structure Documentation .....</b>	<b>647</b>
49.2.1	struct_i2s_config_t .....	647
49.2.2	struct_i2s_transfer_t .....	648

Section No.	Title	Page No.
49.2.3	struct <code>_i2s_handle</code> .....	648
<b>49.3</b>	<b>Macro Definition Documentation</b> .....	<b>649</b>
49.3.1	<code>FSL_I2S_DRIVER_VERSION</code> .....	649
49.3.2	<code>I2S_NUM_BUFFERS</code> .....	649
<b>49.4</b>	<b>Typedef Documentation</b> .....	<b>649</b>
49.4.1	<code>i2s_transfer_callback_t</code> .....	649
<b>49.5</b>	<b>Enumeration Type Documentation</b> .....	<b>650</b>
49.5.1	anonymous enum .....	650
49.5.2	<code>i2s_flags_t</code> .....	650
49.5.3	<code>i2s_master_slave_t</code> .....	650
49.5.4	<code>i2s_mode_t</code> .....	650
49.5.5	anonymous enum .....	651
<b>49.6</b>	<b>Function Documentation</b> .....	<b>651</b>
49.6.1	<code>I2S_TxInit</code> .....	651
49.6.2	<code>I2S_RxInit</code> .....	651
49.6.3	<code>I2S_TxGetDefaultConfig</code> .....	652
49.6.4	<code>I2S_RxGetDefaultConfig</code> .....	652
49.6.5	<code>I2S_Deinit</code> .....	653
49.6.6	<code>I2S_SetBitClockRate</code> .....	653
49.6.7	<code>I2S_TxTransferCreateHandle</code> .....	653
49.6.8	<code>I2S_TxTransferNonBlocking</code> .....	654
49.6.9	<code>I2S_TxTransferAbort</code> .....	654
49.6.10	<code>I2S_RxTransferCreateHandle</code> .....	655
49.6.11	<code>I2S_RxTransferNonBlocking</code> .....	655
49.6.12	<code>I2S_RxTransferAbort</code> .....	655
49.6.13	<code>I2S_TransferGetCount</code> .....	655
49.6.14	<code>I2S_TransferGetErrorCount</code> .....	656
49.6.15	<code>I2S_Enable</code> .....	656
49.6.16	<code>I2S_EnableSecondaryChannel</code> .....	656
49.6.17	<code>I2S_DisableSecondaryChannel</code> .....	657
49.6.18	<code>I2S_Disable</code> .....	657
49.6.19	<code>I2S_EnableInterrupts</code> .....	657
49.6.20	<code>I2S_DisableInterrupts</code> .....	657
49.6.21	<code>I2S_GetEnabledInterrupts</code> .....	658
49.6.22	<code>I2S_EmptyTxFifo</code> .....	658
49.6.23	<code>I2S_TxHandleIRQ</code> .....	658
49.6.24	<code>I2S_RxHandleIRQ</code> .....	658
 <b>Chapter 50 I2s_dma_driver</b>		
<b>50.1</b>	<b>Overview</b> .....	<b>660</b>

Section No.	Title	Page No.
<b>50.2</b>	<b>Data Structure Documentation</b>	<b>661</b>
50.2.1	struct _i2s_dma_handle	661
<b>50.3</b>	<b>Macro Definition Documentation</b>	<b>661</b>
50.3.1	FSL_I2S_DMA_DRIVER_VERSION	661
<b>50.4</b>	<b>Typedef Documentation</b>	<b>661</b>
50.4.1	i2s_dma_transfer_callback_t	661
<b>50.5</b>	<b>Function Documentation</b>	<b>662</b>
50.5.1	I2S_TxTransferCreateHandleDMA	662
50.5.2	I2S_TxTransferSendDMA	662
50.5.3	I2S_TransferAbortDMA	663
50.5.4	I2S_RxTransferCreateHandleDMA	663
50.5.5	I2S_RxTransferReceiveDMA	663
50.5.6	I2S_DMACallback	664
50.5.7	I2S_TransferInstallLoopDMADescriptorMemory	664
50.5.8	I2S_TransferSendLoopDMA	665
50.5.9	I2S_TransferReceiveLoopDMA	665
<b>Chapter 51 Spi_driver</b>		
<b>51.1</b>	<b>Overview</b>	<b>667</b>
<b>51.2</b>	<b>Data Structure Documentation</b>	<b>670</b>
51.2.1	struct spi_delay_config_t	670
51.2.2	struct spi_master_config_t	670
51.2.3	struct spi_slave_config_t	671
51.2.4	struct spi_transfer_t	671
51.2.5	struct spi_half_duplex_transfer_t	672
51.2.6	struct spi_config_t	672
51.2.7	struct _spi_master_handle	672
<b>51.3</b>	<b>Macro Definition Documentation</b>	<b>673</b>
51.3.1	FSL_SPI_DRIVER_VERSION	673
51.3.2	SPI_DUMMYDATA	673
51.3.3	SPI_RETRY_TIMES	673
<b>51.4</b>	<b>Typedef Documentation</b>	<b>674</b>
51.4.1	flexcomm_spi_master_irq_handler_t	674
51.4.2	flexcomm_spi_slave_irq_handler_t	674
<b>51.5</b>	<b>Enumeration Type Documentation</b>	<b>674</b>
51.5.1	spi_xfer_option_t	674
51.5.2	spi_shift_direction_t	674
51.5.3	spi_clock_polarity_t	674



Section No.	Title	Page No.
51.5.4	<a href="#">spi_clock_phase_t</a> .....	674
51.5.5	<a href="#">spi_txfifo_watermark_t</a> .....	675
51.5.6	<a href="#">spi_rxfifo_watermark_t</a> .....	675
51.5.7	<a href="#">spi_data_width_t</a> .....	675
51.5.8	<a href="#">spi_ssel_t</a> .....	676
51.5.9	<a href="#">anonymous enum</a> .....	676
51.5.10	<a href="#">_spi_interrupt_enable</a> .....	676
51.5.11	<a href="#">_spi_statusflags</a> .....	676
<b>51.6</b>	<b>Variable Documentation</b> .....	<b>676</b>
51.6.1	<a href="#">s_dummyData</a> .....	676
 <b>Chapter 52 Spi_dma_driver</b>		
<b>52.1</b>	<b>Overview</b> .....	<b>677</b>
<b>52.2</b>	<b>Data Structure Documentation</b> .....	<b>678</b>
52.2.1	<a href="#">struct _spi_dma_handle</a> .....	678
<b>52.3</b>	<b>Macro Definition Documentation</b> .....	<b>678</b>
52.3.1	<a href="#">FSL_SPI_DMA_DRIVER_VERSION</a> .....	678
<b>52.4</b>	<b>Typedef Documentation</b> .....	<b>678</b>
52.4.1	<a href="#">spi_dma_callback_t</a> .....	678
<b>52.5</b>	<b>Function Documentation</b> .....	<b>679</b>
52.5.1	<a href="#">SPI_MasterTransferCreateHandleDMA</a> .....	679
52.5.2	<a href="#">SPI_MasterTransferDMA</a> .....	680
52.5.3	<a href="#">SPI_MasterHalfDuplexTransferDMA</a> .....	680
52.5.4	<a href="#">SPI_SlaveTransferCreateHandleDMA</a> .....	681
52.5.5	<a href="#">SPI_SlaveTransferDMA</a> .....	681
52.5.6	<a href="#">SPI_MasterTransferAbortDMA</a> .....	682
52.5.7	<a href="#">SPI_MasterTransferGetCountDMA</a> .....	682
52.5.8	<a href="#">SPI_SlaveTransferAbortDMA</a> .....	682
52.5.9	<a href="#">SPI_SlaveTransferGetCountDMA</a> .....	683
 <b>Chapter 53 Spi_freertos_driver</b>		
<b>53.1</b>	<b>Overview</b> .....	<b>684</b>
<b>53.2</b>	<b>Data Structure Documentation</b> .....	<b>684</b>
53.2.1	<a href="#">struct spi_rtos_handle_t</a> .....	684
<b>53.3</b>	<b>Macro Definition Documentation</b> .....	<b>685</b>
53.3.1	<a href="#">FSL_SPI_FREERTOS_DRIVER_VERSION</a> .....	685

Section No.	Title	Page No.
<b>53.4</b>	<b>Function Documentation</b>	<b>685</b>
53.4.1	SPI_RTOS_Init	685
53.4.2	SPI_RTOS_Deinit	685
53.4.3	SPI_RTOS_Transfer	685
<b>Chapter 54 Usart_driver</b>		
<b>54.1</b>	<b>Overview</b>	<b>687</b>
<b>54.2</b>	<b>Data Structure Documentation</b>	<b>692</b>
54.2.1	struct usart_rx_timeout_config	692
54.2.2	struct usart_config_t	692
54.2.3	struct usart_transfer_t	693
54.2.4	struct _usart_handle	693
<b>54.3</b>	<b>Macro Definition Documentation</b>	<b>695</b>
54.3.1	FSL_USART_DRIVER_VERSION	695
54.3.2	UART_RETRY_TIMES	695
<b>54.4</b>	<b>Typedef Documentation</b>	<b>695</b>
54.4.1	usart_transfer_callback_t	695
54.4.2	flexcomm_usart_irq_handler_t	695
<b>54.5</b>	<b>Enumeration Type Documentation</b>	<b>696</b>
54.5.1	anonymous enum	696
54.5.2	usart_sync_mode_t	696
54.5.3	usart_parity_mode_t	696
54.5.4	usart_stop_bit_count_t	696
54.5.5	usart_data_len_t	697
54.5.6	usart_clock_polarity_t	697
54.5.7	usart_txfifo_watermark_t	697
54.5.8	usart_rxfifo_watermark_t	697
54.5.9	_usart_interrupt_enable	698
54.5.10	_usart_flags	698
<b>54.6</b>	<b>Function Documentation</b>	<b>699</b>
54.6.1	USART_GetInstance	699
54.6.2	USART_Init	699
54.6.3	USART_CalcTimeoutConfig	699
54.6.4	USART_SetRxTimeoutConfig	700
54.6.5	USART_Deinit	700
54.6.6	USART_GetDefaultConfig	700
54.6.7	USART_SetBaudRate	701
54.6.8	USART_Enable32kMode	701
54.6.9	USART_Enable9bitMode	702

Section No.	Title	Page No.
54.6.10	USART_SetMatchAddress .....	702
54.6.11	USART_EnableMatchAddress .....	703
54.6.12	USART_GetStatusFlags .....	703
54.6.13	USART_ClearStatusFlags .....	703
54.6.14	USART_EnableInterrupts .....	704
54.6.15	USART_DisableInterrupts .....	704
54.6.16	USART_GetEnabledInterrupts .....	705
54.6.17	USART_EnableCTS .....	705
54.6.18	USART_EnableContinuousSCLK .....	705
54.6.19	USART_EnableAutoClearSCLK .....	706
54.6.20	USART_SetRxFifoWatermark .....	707
54.6.21	USART_SetTxFifoWatermark .....	707
54.6.22	USART_WriteByte .....	707
54.6.23	USART_ReadByte .....	708
54.6.24	USART_GetRxFifoCount .....	709
54.6.25	USART_GetTxFifoCount .....	709
54.6.26	USART_SendAddress .....	709
54.6.27	USART_WriteBlocking .....	710
54.6.28	USART_ReadBlocking .....	711
54.6.29	USART_TransferCreateHandle .....	712
54.6.30	USART_TransferSendNonBlocking .....	713
54.6.31	USART_TransferStartRingBuffer .....	713
54.6.32	USART_TransferStopRingBuffer .....	715
54.6.33	USART_TransferGetRxRingBufferLength .....	715
54.6.34	USART_TransferAbortSend .....	715
54.6.35	USART_TransferGetSendCount .....	716
54.6.36	USART_TransferReceiveNonBlocking .....	716
54.6.37	USART_TransferAbortReceive .....	717
54.6.38	USART_TransferGetReceiveCount .....	717
54.6.39	USART_TransferHandleIRQ .....	718
<b>Chapter 55</b>	<b>Usart_dma_driver</b>	
<b>55.1</b>	<b>Overview .....</b>	<b>719</b>
<b>55.2</b>	<b>Data Structure Documentation .....</b>	<b>720</b>
55.2.1	struct_usart_dma_handle .....	720
<b>55.3</b>	<b>Macro Definition Documentation .....</b>	<b>720</b>
55.3.1	FSL_USART_DMA_DRIVER_VERSION .....	720
<b>55.4</b>	<b>Typedef Documentation .....</b>	<b>721</b>
55.4.1	usart_dma_transfer_callback_t .....	721
<b>55.5</b>	<b>Function Documentation .....</b>	<b>721</b>

Section No.	Title	Page No.
55.5.1	USART_TransferCreateHandleDMA .....	721
55.5.2	USART_TransferSendDMA .....	721
55.5.3	USART_TransferReceiveDMA .....	722
55.5.4	USART_TransferAbortSendDMA .....	722
55.5.5	USART_TransferAbortReceiveDMA .....	722
55.5.6	USART_TransferGetReceiveCountDMA .....	723
55.5.7	USART_TransferGetSendCountDMA .....	723
 <b>Chapter 56 Usart_freertos_driver</b>		
<b>56.1</b>	<b>Overview .....</b>	<b>725</b>
<b>56.2</b>	<b>Data Structure Documentation .....</b>	<b>725</b>
56.2.1	struct rtos_usart_config .....	725
56.2.2	struct usart_rtos_handle_t .....	726
<b>56.3</b>	<b>Macro Definition Documentation .....</b>	<b>726</b>
56.3.1	FSL_USART_FREERTOS_DRIVER_VERSION .....	726
<b>56.4</b>	<b>Function Documentation .....</b>	<b>726</b>
56.4.1	USART_RTOS_Init .....	726
56.4.2	USART_RTOS_Deinit .....	727
56.4.3	USART_RTOS_Send .....	727
56.4.4	USART_RTOS_Receive .....	727
<b>56.5</b>	<b>Ak4458 .....</b>	<b>729</b>
56.5.1	Overview .....	729
56.5.2	Data Structure Documentation .....	732
56.5.3	Macro Definition Documentation .....	732
56.5.4	Enumeration Type Documentation .....	732
56.5.5	Function Documentation .....	734
<b>56.6</b>	<b>Ak4497 .....</b>	<b>738</b>
56.6.1	Overview .....	738
56.6.2	Data Structure Documentation .....	741
56.6.3	Macro Definition Documentation .....	741
56.6.4	Enumeration Type Documentation .....	741
56.6.5	Function Documentation .....	744
<b>56.7</b>	<b>Cs42448 .....</b>	<b>748</b>
56.7.1	Overview .....	748
56.7.2	Data Structure Documentation .....	750
56.7.3	Macro Definition Documentation .....	751
56.7.4	Enumeration Type Documentation .....	751
56.7.5	Function Documentation .....	752

Section No.	Title	Page No.
<b>56.8</b>	<b>Cs42888</b> .....	<b>758</b>
56.8.1	Overview .....	758
56.8.2	Data Structure Documentation .....	760
56.8.3	Macro Definition Documentation .....	761
56.8.4	Enumeration Type Documentation .....	761
56.8.5	Function Documentation .....	762
<b>56.9</b>	<b>Da7212</b> .....	<b>768</b>
56.9.1	Overview .....	768
56.9.2	Data Structure Documentation .....	771
56.9.3	Macro Definition Documentation .....	772
56.9.4	Enumeration Type Documentation .....	772
56.9.5	Function Documentation .....	774
 <b>Chapter 57    Usb_device_audio_drv</b>		
<b>57.1</b>	<b>Overview</b> .....	<b>779</b>
 <b>Chapter 58    Usb_device_ch9</b>		
<b>58.1</b>	<b>Overview</b> .....	<b>782</b>
<b>58.2</b>	<b>Enumeration Type Documentation</b> .....	<b>782</b>
58.2.1	usb_device_control_read_write_sequence_t .....	782
<b>58.3</b>	<b>Function Documentation</b> .....	<b>783</b>
58.3.1	USB_DeviceControlPipeInit .....	783
 <b>Chapter 59    Usb_device_configuration</b>		
<b>59.1</b>	<b>Overview</b> .....	<b>785</b>
<b>59.2</b>	<b>Macro Definition Documentation</b> .....	<b>787</b>
59.2.1	USB_DEVICE_CONFIG_SELF_POWER .....	787
59.2.2	USB_DEVICE_CONFIG_ENDPOINTS .....	787
59.2.3	USB_DEVICE_CONFIG_USE_TASK .....	787
59.2.4	USB_DEVICE_CONFIG_MAX_MESSAGES .....	787
59.2.5	USB_DEVICE_CONFIG_USB20_TEST_MODE .....	787
59.2.6	USB_DEVICE_CONFIG_CV_TEST .....	787
59.2.7	USB_DEVICE_CONFIG_COMPLIANCE_TEST .....	787
59.2.8	USB_DEVICE_CONFIG_EHCI_MAX_DTD .....	788
59.2.9	USB_DEVICE_CONFIG_EHCI_ID_PIN_DETECT .....	788
59.2.10	USB_DEVICE_CONFIG_KEEP_ALIVE_MODE .....	788
59.2.11	USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE .....	788
59.2.12	USB_DEVICE_CONFIG_LOW_POWER_MODE .....	788

Section No.	Title	Page No.
59.2.13	USB_DEVICE_CONFIG_REMOTE_WAKEUP	788
59.2.14	USB_DEVICE_CONFIG_DETACH_ENABLE	788
59.2.15	USB_DEVICE_CONFIG_ERROR_HANDLING	788
59.2.16	USB_DEVICE_CONFIG_SELF_POWER	788
59.2.17	USB_DEVICE_CONFIG_ENDPOINTS	788
59.2.18	USB_DEVICE_CONFIG_USE_TASK	788
59.2.19	USB_DEVICE_CONFIG_MAX_MESSAGES	788
59.2.20	USB_DEVICE_CONFIG_USB20_TEST_MODE	788
59.2.21	USB_DEVICE_CONFIG_CV_TEST	788
59.2.22	USB_DEVICE_CONFIG_COMPLIANCE_TEST	788
59.2.23	USB_DEVICE_CONFIG_KEEP_ALIVE_MODE	789
59.2.24	USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE	789
59.2.25	USB_DEVICE_CONFIG_LOW_POWER_MODE	789
59.2.26	USB_DEVICE_CONFIG_REMOTE_WAKEUP	789
59.2.27	USB_DEVICE_CONFIG_DETACH_ENABLE	789
59.2.28	USB_DEVICE_CONFIG_ERROR_HANDLING	789
59.2.29	USB_DEVICE_CHARGER_DETECT_ENABLE	789
59.2.30	Ak4497_adapter	790
59.2.31	Cs42448_adapter	798
59.2.32	Cs42888_adapter	806
59.2.33	Da7212_adapter	814
59.2.34	CODEC Adapter	822
59.2.35	Sgtl5000_adapter	823
59.2.36	Tfa9896_adapter	831
59.2.37	Tfa9xxx_adapter	839
59.2.38	Wm8524_adapter	847
59.2.39	Wm8904_adapter	855
59.2.40	Wm8960_adapter	863
59.2.41	Wm8962_adapter	871
<b>59.3</b>	<b>Sgtl5000</b>	<b>879</b>
59.3.1	Overview	879
59.3.2	Data Structure Documentation	881
59.3.3	Macro Definition Documentation	882
59.3.4	Enumeration Type Documentation	882
59.3.5	Function Documentation	884
<b>59.4</b>	<b>Tfa9896</b>	<b>890</b>
59.4.1	Overview	890
59.4.2	Data Structure Documentation	893
59.4.3	Enumeration Type Documentation	894
59.4.4	Function Documentation	895
<b>59.5</b>	<b>Tfa9xxx</b>	<b>906</b>
59.5.1	Overview	906

Section No.	Title	Page No.
59.5.2	Data Structure Documentation	909
59.5.3	Macro Definition Documentation	910
59.5.4	Enumeration Type Documentation	910
59.5.5	Function Documentation	910
<b>59.6</b>	<b>Wm8524</b>	<b>916</b>
59.6.1	Overview	916
59.6.2	Data Structure Documentation	917
59.6.3	Macro Definition Documentation	917
59.6.4	Typedef Documentation	917
59.6.5	Enumeration Type Documentation	917
59.6.6	Function Documentation	917
<b>59.7</b>	<b>Wm8904</b>	<b>919</b>
59.7.1	Overview	919
59.7.2	Data Structure Documentation	923
59.7.3	Macro Definition Documentation	924
59.7.4	Enumeration Type Documentation	924
59.7.5	Function Documentation	927
<b>59.8</b>	<b>Wm8960</b>	<b>936</b>
59.8.1	Overview	936
59.8.2	Data Structure Documentation	939
59.8.3	Macro Definition Documentation	941
59.8.4	Enumeration Type Documentation	941
59.8.5	Function Documentation	943
<b>59.9</b>	<b>Wm8962</b>	<b>950</b>
59.9.1	Overview	950
59.9.2	Data Structure Documentation	953
59.9.3	Macro Definition Documentation	955
59.9.4	Enumeration Type Documentation	955
59.9.5	Function Documentation	958
<b>59.10</b>	<b>Serial_port_virtual</b>	<b>962</b>
59.10.1	Overview	962
59.10.2	Data Structure Documentation	962
59.10.3	Enumeration Type Documentation	963
<b>59.11</b>	<b>Serial_port_rpmsg</b>	<b>964</b>
59.11.1	Overview	964
<b>59.12</b>	<b>Serial_port_uart</b>	<b>965</b>
59.12.1	Overview	965
59.12.2	Data Structure Documentation	966
59.12.3	Enumeration Type Documentation	967

Section No.	Title	Page No.
<b>59.13</b>	<b>Serial_port_swo</b> .....	<b>969</b>
59.13.1	Overview .....	969
59.13.2	Data Structure Documentation .....	969
59.13.3	Enumeration Type Documentation .....	969
<b>59.14</b>	<b>Serial_port_usb</b> .....	<b>970</b>
59.14.1	Overview .....	970
59.14.2	Data Structure Documentation .....	970
59.14.3	Enumeration Type Documentation .....	971
<b>Chapter 60</b>	<b>Data Structure Documentation</b>	
60.0.4	nxpTfaIntegratorFilter_t Struct Reference .....	972
60.0.5	tfa9xxx_device_t Struct Reference .....	973



# Chapter 1

## Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for FreeRTOS™. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The [MCUXpresso SDK Web Builder](#) is available to provide access to all MCUXpresso SDK packages. See the *MCUXpresso Software Development Kit (SDK) Release Notes* (document MCUXSDKRN) in the Supported Devices section at [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#) for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
- CMSIS-DSP, a suite of common signal processing functions.
- The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTOS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the [mcuxpresso.nxp.com/apidoc/](http://mcuxpresso.nxp.com/apidoc/).

<b>Deliverable</b>	<b>Location</b>
Demo Applications	<install_dir>/boards/<board_name>/demo_apps
Driver Examples	<install_dir>/boards/<board_name>/driver_examples
Documentation	<install_dir>/docs
Middleware	<install_dir>/middleware
Drivers	<install_dir>/<device_name>/drivers/
CMSIS Standard Arm Cortex-M Headers, math and DSP Libraries	<install_dir>/CMSIS
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities
RTOS Kernel Code	<install_dir>/rtos

### MCUXpresso SDK Folder Structure

## Chapter 2

# Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: [nxp.com](http://nxp.com)

Web Support: [nxp.com/support](http://nxp.com/support)

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

## Chapter 3


# Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

### Overview

The MCUXpresso SDK architecture consists of five key components listed below.

1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
2. Peripheral Drivers
3. Real-time Operating Systems (RTOS)
4. Stacks and Middleware that integrate with the MCUXpresso SDK
5. Demo Applications based on the MCUXpresso SDK



**MCUXpresso SDK Block Diagram**

### MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

## CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

## MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, `fsl_common.h`, and `fsl_clock.h` files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

## Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

```
PUBWEAK SPI0_IRQHandler
PUBWEAK SPI0_DriverIRQHandler
SPI0_IRQHandler
```

```
LDR    R0, =SPI0_DriverIRQHandler
BX     R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/⟨DEVICE\_NAME⟩/⟨TOOLCHAIN⟩/startup\_⟨DEVICE\_NAME⟩.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0\_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplement of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0\_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCUXpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0\_UART1\_IRQHandler according to the use case requirements.

## Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

## Application

See the *Getting Started with MCUXpresso SDK* document (MCUXSDKGSUG).

# Chapter 4

## Clock Driver

### 4.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

The clock driver supports:

- Clock generator (PLL, FLL, and so on) configuration
- Clock mux and divider configuration
- Getting clock frequency

### Files

- file [fsl\\_clock.h](#)

### Data Structures

- struct [pll\\_config\\_t](#)  
*PLL configuration structure. [More...](#)*
- struct [pll\\_setup\\_t](#)  
*PLL0 setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. [More...](#)*

### Macros

- #define [FSL\\_SDK\\_DISABLE\\_DRIVER\\_CLOCK\\_CONTROL](#) 0  
*Configure whether driver controls clock.*
- #define [CLOCK\\_USR\\_CFG\\_PLL\\_CONFIG\\_CACHE\\_COUNT](#) 2U  
*User-defined the size of cache for [CLOCK\\_PllGetConfig\(\)](#) function.*
- #define [ROM\\_CLOCKS](#)  
*Clock ip name array for ROM.*
- #define [SRAM\\_CLOCKS](#)  
*Clock ip name array for SRAM.*
- #define [FLASH\\_CLOCKS](#)  
*Clock ip name array for FLASH.*
- #define [FMC\\_CLOCKS](#)  
*Clock ip name array for FMC.*
- #define [INPUTMUX\\_CLOCKS](#)  
*Clock ip name array for INPUTMUX.*
- #define [IOCON\\_CLOCKS](#)  
*Clock ip name array for IOCON.*
- #define [GPIO\\_CLOCKS](#)  
*Clock ip name array for GPIO.*
- #define [PINT\\_CLOCKS](#)  
*Clock ip name array for PINT.*

- #define [GINT\\_CLOCKS](#)  
*Clock ip name array for GINT.*
- #define [DMA\\_CLOCKS](#)  
*Clock ip name array for DMA.*
- #define [CRC\\_CLOCKS](#)  
*Clock ip name array for CRC.*
- #define [WWDT\\_CLOCKS](#)  
*Clock ip name array for WWDT.*
- #define [RTC\\_CLOCKS](#)  
*Clock ip name array for RTC.*
- #define [MAILBOX\\_CLOCKS](#)  
*Clock ip name array for Mailbox.*
- #define [LPADC\\_CLOCKS](#)  
*Clock ip name array for LPADC.*
- #define [LPDAC\\_CLOCKS](#)  
*Clock ip name array for DAC.*
- #define [MRT\\_CLOCKS](#)  
*Clock ip name array for MRT.*
- #define [OSTIMER\\_CLOCKS](#)  
*Clock ip name array for OSTIMER.*
- #define [SCT\\_CLOCKS](#)  
*Clock ip name array for SCT0.*
- #define [MCAN\\_CLOCKS](#)  
*Clock ip name array for MCAN.*
- #define [UTICK\\_CLOCKS](#)  
*Clock ip name array for UTICK.*
- #define [FLEXCOMM\\_CLOCKS](#)  
*Clock ip name array for FLEXCOMM.*
- #define [LPUART\\_CLOCKS](#)  
*Clock ip name array for LPUART.*
- #define [BI2C\\_CLOCKS](#)  
*Clock ip name array for BI2C.*
- #define [LPSPI\\_CLOCKS](#)  
*Clock ip name array for LSPI.*
- #define [FLEXI2S\\_CLOCKS](#)  
*Clock ip name array for FLEXI2S.*
- #define [CTIMER\\_CLOCKS](#)  
*Clock ip name array for CTIMER.*
- #define [COMP\\_CLOCKS](#)  
*Clock ip name array for COMP.*
- #define [FREQME\\_CLOCKS](#)  
*Clock ip name array for FREQME.*
- #define [CDOG\\_CLOCKS](#)  
*Clock ip name array for CDOG.*
- #define [RNG\\_CLOCKS](#)  
*Clock ip name array for RNG.*
- #define [USBHMR0\\_CLOCKS](#)  
*Clock ip name array for USBHMR0.*
- #define [USBHSL0\\_CLOCKS](#)  
*Clock ip name array for USBHSL0.*
- #define [ANALOGCTRL\\_CLOCKS](#)



- *Clock ip name array for ANALOGCTRL.*
- #define [HS\\_LSPI\\_CLOCKS](#)
- *Clock ip name array for HS\_LSPI.*
- #define [GPIO\\_SEC\\_CLOCKS](#)
- *Clock ip name array for GPIO\_SEC.*
- #define [GPIO\\_SEC\\_INT\\_CLOCKS](#)
- *Clock ip name array for GPIO\_SEC\_INT.*
- #define [USBD\\_CLOCKS](#)
- *Clock ip name array for USBD.*
- #define [SYSCTL\\_CLOCKS](#)
- *Clock ip name array for SYSCTL.*
- #define [DMIC\\_CLOCKS](#)
- *Clock ip name array for DMIC.*
- #define [PWM\\_CLOCKS](#)
- *Clock ip name array for PWM.*
- #define [ENC\\_CLOCKS](#)
- *Clock ip name array for ENC.*
- #define [OPAMP\\_CLOCKS](#)
- *Clock ip name array for OPAMP.*
- #define [VREF\\_CLOCKS](#)
- *Clock ip name array for VREF.*
- #define [FLEXSPI\\_CLOCKS](#)
- *Clock ip name array for FLEXSPI.*
- #define [CACHE64\\_CLOCKS](#)
- *Clock ip name array for Cache64.*
- #define [I3C\\_CLOCKS](#)
- *Clock ip name array for I3C.*
- #define [HSCMP\\_CLOCKS](#)
- *Clock ip name array for HSCMP.*
- #define [POWERQUAD\\_CLOCKS](#)
- *Clock ip name array for PowerQuad.*
- #define [AOI\\_CLOCKS](#)
- *Clock ip name array for AOI.*
- #define [CLK\\_GATE\\_REG\\_OFFSET\\_SHIFT](#) 8U
- *Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.*
- #define [BUS\\_CLK](#) kCLOCK\_BusClk
- *Peripherals clock source definition.*
- #define [CLK\\_ATTACH\\_ID](#)(mux, sel, pos) (((uint32\_t)(mux) << 0U) | (((uint32\_t)(sel) + 1U) & 0xFU) << 12U) << ((uint32\_t)(pos)\*16U))
- *Clock Mux Switches The encoding is as follows each connection identified is 32bits wide while 24bits are valuable starting from LSB upwards.*
- #define [PLL\\_CONFIGFLAG\\_USEINRATE](#) (1U << 0U)
- *PLL configuration structure flags for 'flags' field These flags control how the PLL configuration function sets up the PLL setup structure.*
- #define [PLL\\_CONFIGFLAG\\_FORCENOFRACT](#) (1U << 2U)
- *Force non-fractional output mode, PLL output will not use the fractional, automatic bandwidth, or SS hardware.*
- #define [PLL\\_SETUPFLAG\\_POWERUP](#) (1U << 0U)
- *PLL setup structure flags for 'flags' field These flags control how the PLL setup function sets up the PLL.*
- #define [PLL\\_SETUPFLAG\\_WAITLOCK](#) (1U << 1U)
- *Setup will wait for PLL lock, implies the PLL will be powered on.*

- #define `PLL_SETUPFLAG_ADGVOLT` (1U << 2U)  
*Optimize system voltage for the new PLL rate.*
- #define `PLL_SETUPFLAG_USEFEEDBACKDIV2` (1U << 3U)  
*Use feedback divider by 2 in divider path.*

## Enumerations

- enum `clock_ip_name_t` {
  - `kCLOCK_IpInvalid` = 0U,
  - `kCLOCK_Rom` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 1U),
  - `kCLOCK_Sram1` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 3U),
  - `kCLOCK_Sram2` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 4U),
  - `kCLOCK_Sram3` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 5U),
  - `kCLOCK_Sram4` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 6U),
  - `kCLOCK_Flash` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 7U),
  - `kCLOCK_Fmc` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 8U),
  - `kCLOCK_Flexspi` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 10U),
  - `kCLOCK_InputMux` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 11U),
  - `kCLOCK_Iocon` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 13U),
  - `kCLOCK_Gpio0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 14U),
  - `kCLOCK_Gpio1` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 15U),
  - `kCLOCK_Gpio2` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 16U),
  - `kCLOCK_Gpio3` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 17U),
  - `kCLOCK_Pint` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 18U),
  - `kCLOCK_Gint` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 19U),
  - `kCLOCK_Dma0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 20U),
  - `kCLOCK_Crc0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 21U),
  - `kCLOCK_Wwdt` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 22U),
  - `kCLOCK_Rtc0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 23U),
  - `kCLOCK_Mailbox` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 26U),
  - `kCLOCK_Adc0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 27U),
  - `kCLOCK_Adc1` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 28U),
  - `kCLOCK_Dac0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL0, 29U),
  - `kCLOCK_Mrt` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 0U),
  - `kCLOCK_Ostimer` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 1U),
  - `kCLOCK_Sct` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 2U),
  - `kCLOCK_Mcan` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 7U),
  - `kCLOCK_Utick` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 10U),
  - `kCLOCK_FlexComm0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 11U),
  - `kCLOCK_FlexComm1` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 12U),
  - `kCLOCK_FlexComm2` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 13U),
  - `kCLOCK_FlexComm3` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 14U),
  - `kCLOCK_FlexComm4` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 15U),
  - `kCLOCK_FlexComm5` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 16U),
  - `kCLOCK_FlexComm6` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 17U),
  - `kCLOCK_FlexComm7` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 18U),
  - `kCLOCK_MinUart0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 11),
  - `kCLOCK_MinUart1` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 12),
  - `kCLOCK_MinUart2` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 13),
  - `kCLOCK_MinUart3` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 14),
  - `kCLOCK_MinUart4` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 15),
  - `kCLOCK_MinUart5` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 16),
  - `kCLOCK_MinUart6` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 17),
  - `kCLOCK_MinUart7` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 18),
  - `kCLOCK_LSpi0` = CLK\_GATE\_DEFINE(AHB\_CLK\_CTRL1, 11),

```
kCLOCK_Pwm1_Sm3 = CLK_GATE_DEFINE(REG_PWM1SUBCTL, 3U) }
```

*Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.*

- enum `clock_name_t` {  
`kCLOCK_CoreSysClk`,  
`kCLOCK_BusClk`,  
`kCLOCK_ClockOut`,  
`kCLOCK_FroHf`,  
`kCLOCK_Pll1Out`,  
`kCLOCK_Mclk`,  
`kCLOCK_Fro12M`,  
`kCLOCK_Fro1M`,  
`kCLOCK_ExtClk`,  
`kCLOCK_Pll0Out`,  
`kCLOCK_PllClkDiv`,  
`kCLOCK_FlexI2S` }  
*Clock name used to get clock frequency.*
- enum `clock_attach_id_t` {  
`kFRO12M_to_MAIN_CLK` = MUX\_A(CM\_MAINCLKSELA, 0) | MUX\_B(CM\_MAINCLKSELB, 0, 0),  
`kEXT_CLK_to_MAIN_CLK` = MUX\_A(CM\_MAINCLKSELA, 1) | MUX\_B(CM\_MAINCLKSELB, 0, 0),  
`kFRO1M_to_MAIN_CLK` = MUX\_A(CM\_MAINCLKSELA, 2) | MUX\_B(CM\_MAINCLKSELB, 0, 0),  
`kFRO_HF_to_MAIN_CLK` = MUX\_A(CM\_MAINCLKSELA, 3) | MUX\_B(CM\_MAINCLKSELB, 0, 0),  
`kPLL0_to_MAIN_CLK` = MUX\_A(CM\_MAINCLKSELA, 0) | MUX\_B(CM\_MAINCLKSELB, 1, 0),  
`kPLL1_to_MAIN_CLK` = MUX\_A(CM\_MAINCLKSELA, 0) | MUX\_B(CM\_MAINCLKSELB, 2, 0),  
`kOSC32K_to_MAIN_CLK` = MUX\_A(CM\_MAINCLKSELA, 0) | MUX\_B(CM\_MAINCLKSELB, 3, 0),

```

LB, 3, 0),
kSYSTICK_DIV_to_SYSTICK0 = MUX_A(CM_SYSTICKCLKSEL0, 0),
kFRO1M_to_SYSTICK0 = MUX_A(CM_SYSTICKCLKSEL0, 1),
kOSC32K_to_SYSTICK0 = MUX_A(CM_SYSTICKCLKSEL0, 2),
kNONE_to_SYSTICK0 = MUX_A(CM_SYSTICKCLKSEL0, 7),
kTRACE_DIV_to_TRACE = MUX_A(CM_TRACECLKSEL, 0),
kFRO1M_to_TRACE = MUX_A(CM_TRACECLKSEL, 1),
kOSC32K_to_TRACE = MUX_A(CM_TRACECLKSEL, 2),
kNONE_to_TRACE = MUX_A(CM_TRACECLKSEL, 7),
kMAIN_CLK_to_CTIMER0 = MUX_A(CM_CTIMERCLKSEL0, 0),
kPLL0_to_CTIMER0 = MUX_A(CM_CTIMERCLKSEL0, 1),
kPLL1_to_CTIMER0 = MUX_A(CM_CTIMERCLKSEL0, 2),
kFRO_HF_to_CTIMER0 = MUX_A(CM_CTIMERCLKSEL0, 3),
kFRO1M_to_CTIMER0 = MUX_A(CM_CTIMERCLKSEL0, 4),
kOSC32K_to_CTIMER0 = MUX_A(CM_CTIMERCLKSEL0, 6),
kNONE_to_CTIMER0 = MUX_A(CM_CTIMERCLKSEL0, 7),
kMAIN_CLK_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 0),
kPLL0_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 1),
kPLL1_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 2),
kFRO_HF_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 3),
kFRO1M_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 4),
kMCLK_IN_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 5),
kOSC32K_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 6),
kNONE_to_CTIMER1 = MUX_A(CM_CTIMERCLKSEL1, 7),
kMAIN_CLK_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 0),
kPLL0_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 1),
kPLL1_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 2),
kFRO_HF_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 3),
kFRO1M_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 4),
kMCLK_IN_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 5),
kOSC32K_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 6),
kNONE_to_CTIMER2 = MUX_A(CM_CTIMERCLKSEL2, 7),
kMAIN_CLK_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 0),
kPLL0_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 1),
kPLL1_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 2),
kFRO_HF_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 3),
kFRO1M_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 4),
kMCLK_IN_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 5),
kOSC32K_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 6),
kNONE_to_CTIMER3 = MUX_A(CM_CTIMERCLKSEL3, 7),
kMAIN_CLK_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 0),
kPLL0_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 1),
kPLL1_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 2),
kFRO_HF_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 3),
kFRO1M_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 4),
kMCLK_IN_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 5),
kOSC32K_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 6),
kNONE_to_CTIMER4 = MUX_A(CM_CTIMERCLKSEL4, 7),
kMAIN_CLK_to_CLKOUT = MUX_A(CM_CLKOUTCLKSEL, 0),

```

```

FRGCLKSEL0, 0, 0),
kPLL_CLK_DIV_FRG0_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 1) | MUX_B(C-
M_FRGCLKSEL0, 1, 0),
kFRO_HF_DIV_FRG0_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 1) | MUX_B(C-
M_FRGCLKSEL0, 2, 0),
kFRO12M_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 2),
kFRO_HF_DIV_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 3),
kFRO1M_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 4),
kMCLK_IN_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 5),
kOSC32K_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 6),
kNONE_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 7),
kMAIN_CLK_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 0),
kMAIN_CLK_FRG1_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 1) | MUX_B(CM_-
FRGCLKSEL1, 0, 0),
kPLL_CLK_DIV_FRG1_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 1) | MUX_B(C-
M_FRGCLKSEL1, 1, 0),
kFRO_HF_DIV_FRG1_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 1) | MUX_B(C-
M_FRGCLKSEL1, 2, 0),
kFRO12M_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 2),
kFRO_HF_DIV_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 3),
kFRO1M_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 4),
kMCLK_IN_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 5),
kOSC32K_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 6),
kNONE_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 7),
kMAIN_CLK_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 0),
kMAIN_CLK_FRG2_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 1) | MUX_B(CM_-
FRGCLKSEL2, 0, 0),
kPLL_CLK_DIV_FRG2_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 1) | MUX_B(C-
M_FRGCLKSEL2, 1, 0),
kFRO_HF_DIV_FRG2_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 1) | MUX_B(C-
M_FRGCLKSEL2, 2, 0),
kFRO12M_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 2),
kFRO_HF_DIV_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 3),
kFRO1M_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 4),
kMCLK_IN_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 5),
kOSC32K_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 6),
kNONE_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 7),
kMAIN_CLK_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 0),
kMAIN_CLK_FRG3_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 1) | MUX_B(CM_-
FRGCLKSEL3, 0, 0),
kPLL_CLK_DIV_FRG3_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 1) | MUX_B(C-
M_FRGCLKSEL3, 1, 0),
kFRO_HF_DIV_FRG3_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 1) | MUX_B(C-

```



```

M_FRGCLKSEL3, 2, 0),
kFRO12M_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 2),
kFRO_HF_DIV_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 3),
kFRO1M_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 4),
kMCLK_IN_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 5),
kOSC32K_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 6),
kNONE_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 7),
kMAIN_CLK_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 0),
kMAIN_CLK_FRG4_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 1) | MUX_B(CM_
FRGCLKSEL4, 0, 0),
kPLL_CLK_DIV_FRG4_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 1) | MUX_B(C-
M_FRGCLKSEL4, 1, 0),
kFRO_HF_DIV_FRG4_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 1) | MUX_B(C-
M_FRGCLKSEL4, 2, 0),
kFRO12M_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 2),
kFRO_HF_DIV_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 3),
kFRO1M_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 4),
kMCLK_IN_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 5),
kOSC32K_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 6),
kNONE_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 7),
kMAIN_CLK_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 0),
kMAIN_CLK_FRG5_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 1) | MUX_B(CM_
FRGCLKSEL5, 0, 0),
kPLL_CLK_DIV_FRG5_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 1) | MUX_B(C-
M_FRGCLKSEL5, 1, 0),
kFRO_HF_DIV_FRG5_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 1) | MUX_B(C-
M_FRGCLKSEL5, 2, 0),
kFRO12M_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 2),
kFRO_HF_DIV_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 3),
kFRO1M_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 4),
kMCLK_IN_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 5),
kOSC32K_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 6),
kNONE_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 7),
kMAIN_CLK_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 0),
kMAIN_CLK_FRG6_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 1) | MUX_B(CM_
FRGCLKSEL6, 0, 0),
kPLL_CLK_DIV_FRG6_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 1) | MUX_B(C-
M_FRGCLKSEL6, 1, 0),
kFRO_HF_DIV_FRG6_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 1) | MUX_B(C-

```

```
M_FRGCLKSEL6, 2, 0),  
kFRO12M_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 2),  
kFRO_HF_DIV_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 3),  
kFRO1M_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 4),  
kMCLK_IN_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 5),  
kOSC32K_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 6),  
kNONE_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 7),  
kMAIN_CLK_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 0),  
kMAIN_CLK_FRG7_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 1) | MUX_B(CM-  
FRGCLKSEL7, 0, 0),  
kPLL_CLK_DIV_FRG7_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 1) | MUX_B(C-  
M_FRGCLKSEL7, 1, 0),  
kFRO_HF_DIV_FRG7_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 1) | MUX_B(C-
```



```

M_FRGCLKSEL7, 2, 0),
kFRO12M_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 2),
kFRO_HF_DIV_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 3),
kFRO1M_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 4),
kMCLK_IN_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 5),
kOSC32K_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 6),
kNONE_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 7),
kMAIN_CLK_to_HSLSPI = MUX_A(CM_HSLSPICLKSEL, 0),
kPLL_CLK_DIV_to_HSLSPI = MUX_A(CM_HSLSPICLKSEL, 1),
kFRO12M_to_HSLSPI = MUX_A(CM_HSLSPICLKSEL, 2),
kFRO_HF_DIV_to_HSLSPI = MUX_A(CM_HSLSPICLKSEL, 3),
kFRO1M_to_HSLSPI = MUX_A(CM_HSLSPICLKSEL, 4),
kOSC32K_to_HSLSPI = MUX_A(CM_HSLSPICLKSEL, 6),
kNONE_to_HSLSPI = MUX_A(CM_HSLSPICLKSEL, 7),
kFRO_HF_to_MCLK = MUX_A(CM_MCLKCLKSEL, 0),
kPLL0_to_MCLK = MUX_A(CM_MCLKCLKSEL, 1),
kNONE_to_MCLK = MUX_A(CM_MCLKCLKSEL, 7),
kMAIN_CLK_to_SCT = MUX_A(CM_SCTCLKSEL, 0),
kPLL0_to_SCT = MUX_A(CM_SCTCLKSEL, 1),
kEXT_CLK_to_SCT = MUX_A(CM_SCTCLKSEL, 2),
kFRO_HF_to_SCT = MUX_A(CM_SCTCLKSEL, 3),
kPLL1_to_SCT = MUX_A(CM_SCTCLKSEL, 4),
kMCLK_IN_to_SCT = MUX_A(CM_SCTCLKSEL, 5),
kNONE_to_SCT = MUX_A(CM_SCTCLKSEL, 7),
kMAIN_CLK_to_DAC0 = MUX_A(CM_DAC0CLKSEL, 0),
kPLL0_to_DAC0 = MUX_A(CM_DAC0CLKSEL, 1),
kFRO_HF_to_DAC0 = MUX_A(CM_DAC0CLKSEL, 3),
kFRO12M_to_DAC0 = MUX_A(CM_DAC0CLKSEL, 4),
kPLL1_to_DAC0 = MUX_A(CM_DAC0CLKSEL, 5),
kFRO1M_to_DAC0 = MUX_A(CM_DAC0CLKSEL, 6),
kNONE_to_DAC0 = MUX_A(CM_DAC0CLKSEL, 7),
kMAIN_CLK_to_DAC1 = MUX_A(CM_DAC1CLKSEL, 0),
kPLL0_to_DAC1 = MUX_A(CM_DAC1CLKSEL, 1),
kFRO_HF_to_DAC1 = MUX_A(CM_DAC1CLKSEL, 3),
kFRO12M_to_DAC1 = MUX_A(CM_DAC1CLKSEL, 4),
kPLL1_to_DAC1 = MUX_A(CM_DAC1CLKSEL, 5),
kFRO1M_to_DAC1 = MUX_A(CM_DAC1CLKSEL, 6),
kNONE_to_DAC1 = MUX_A(CM_DAC1CLKSEL, 7),
kMAIN_CLK_to_DAC2 = MUX_A(CM_DAC2CLKSEL, 0),
kPLL0_to_DAC2 = MUX_A(CM_DAC2CLKSEL, 1),
kFRO_HF_to_DAC2 = MUX_A(CM_DAC2CLKSEL, 3),
kFRO12M_to_DAC2 = MUX_A(CM_DAC2CLKSEL, 4),
kPLL1_to_DAC2 = MUX_A(CM_DAC2CLKSEL, 5),
kFRO1M_to_DAC2 = MUX_A(CM_DAC2CLKSEL, 6),
kNONE_to_DAC2 = MUX_A(CM_DAC2CLKSEL, 7),
kMAIN_CLK_to_FLEXSPI = MUX_A(CM_FLEXSPICLKSEL, 0),
kPLL0_to_FLEXSPI = MUX_A(CM_FLEXSPICLKSEL, 1),
kFRO_HF_to_FLEXSPI = MUX_A(CM_FLEXSPICLKSEL, 3),
kPLL1_to_FLEXSPI = MUX_A(CM_FLEXSPICLKSEL, 5),

```

```

kNONE_to_NONE = (int)0x80000000U }
• enum clock_div_name_t {
    kCLOCK_DivSystickClk = (0),
    kCLOCK_DivArmTrClkDiv = ((0x308 - 0x300) / 4),
    kCLOCK_DivCanClk = ((0x30C - 0x300) / 4),
    kCLOCK_DivFlexFrg0 = ((0x320 - 0x300) / 4),
    kCLOCK_DivFlexFrg1 = ((0x324 - 0x300) / 4),
    kCLOCK_DivFlexFrg2 = ((0x328 - 0x300) / 4),
    kCLOCK_DivFlexFrg3 = ((0x32C - 0x300) / 4),
    kCLOCK_DivFlexFrg4 = ((0x330 - 0x300) / 4),
    kCLOCK_DivFlexFrg5 = ((0x334 - 0x300) / 4),
    kCLOCK_DivFlexFrg6 = ((0x338 - 0x300) / 4),
    kCLOCK_DivFlexFrg7 = ((0x33C - 0x300) / 4),
    kCLOCK_DivAhbClk = ((0x380 - 0x300) / 4),
    kCLOCK_DivClkOut = ((0x384 - 0x300) / 4),
    kCLOCK_DivFrohfClk = ((0x388 - 0x300) / 4),
    kCLOCK_DivWdtClk = ((0x38C - 0x300) / 4),
    kCLOCK_DivAdc0Clk = ((0x394 - 0x300) / 4),
    kCLOCK_DivUsb0Clk = ((0x398 - 0x300) / 4),
    kCLOCK_DivMcClk = ((0x3AC - 0x300) / 4),
    kCLOCK_DivSctClk = ((0x3B4 - 0x300) / 4),
    kCLOCK_DivPllClk = ((0x3C4 - 0x300) / 4),
    kCLOCK_DivCtimer0Clk = ((0x3D0 - 0x300) / 4),
    kCLOCK_DivCtimer1Clk = ((0x3D4 - 0x300) / 4),
    kCLOCK_DivCtimer2Clk = ((0x3D8 - 0x300) / 4),
    kCLOCK_DivCtimer3Clk = ((0x3DC - 0x300) / 4),
    kCLOCK_DivCtimer4Clk = ((0x3E0 - 0x300) / 4),
    kCLOCK_DivAdc1Clk = ((0x468 - 0x300) / 4),
    kCLOCK_DivDac0Clk = ((0x494 - 0x300) / 4),
    kCLOCK_DivDac1Clk = ((0x49C - 0x300) / 4),
    kCLOCK_DivDac2Clk = ((0x4A4 - 0x300) / 4),
    kCLOCK_DivFlexSpiClk = ((0x4AC - 0x300) / 4),
    kCLOCK_DivI3cFclkStc = ((0x538 - 0x300) / 4),
    kCLOCK_DivI3cFclkS = ((0x53C - 0x300) / 4),
    kCLOCK_DivI3cFclk = ((0x540 - 0x300) / 4),
    kCLOCK_DivDmicClk = ((0x54C - 0x300) / 4),
    kCLOCK_DivFlexcom0Clk = ((0x850 - 0x300) / 4),
    kCLOCK_DivFlexcom1Clk = ((0x854 - 0x300) / 4),
    kCLOCK_DivFlexcom2Clk = ((0x858 - 0x300) / 4),
    kCLOCK_DivFlexcom3Clk = ((0x85C - 0x300) / 4),
    kCLOCK_DivFlexcom4Clk = ((0x860 - 0x300) / 4),
    kCLOCK_DivFlexcom5Clk = ((0x864 - 0x300) / 4),
    kCLOCK_DivFlexcom6Clk = ((0x868 - 0x300) / 4),
    kCLOCK_DivFlexcom7Clk = ((0x86C - 0x300) / 4) }
• enum ss_progmodfm_t {

```

```

kSS_MF_512 = (0 << 20),
kSS_MF_384 = (1 << 20),
kSS_MF_256 = (2 << 20),
kSS_MF_128 = (3 << 20),
kSS_MF_64 = (4 << 20),
kSS_MF_32 = (5 << 20),
kSS_MF_24 = (6 << 20),
kSS_MF_16 = (7 << 20) }

```

*PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the PLL0SSCG1 register in the UM.*

- enum `ss_progmoddp_t` {

```

kSS_MR_K0 = (0 << 23),
kSS_MR_K1 = (1 << 23),
kSS_MR_K1_5 = (2 << 23),
kSS_MR_K2 = (3 << 23),
kSS_MR_K3 = (4 << 23),
kSS_MR_K4 = (5 << 23),
kSS_MR_K6 = (6 << 23),
kSS_MR_K8 = (7 << 23) }

```

*PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the PLL0SSCG1 register in the UM.*

- enum `ss_modwvctrl_t` {

```

kSS_MC_NOC = (0 << 26),
kSS_MC_RECC = (2 << 26),
kSS_MC_MAXC = (3 << 26) }

```

*PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the PLL0SSCG1 register in the UM.*

- enum `pll_error_t` {

```

kStatus_PLL_Success = MAKE_STATUS(kStatusGroup_Generic, 0),
kStatus_PLL_OutputTooLow = MAKE_STATUS(kStatusGroup_Generic, 1),
kStatus_PLL_OutputTooHigh = MAKE_STATUS(kStatusGroup_Generic, 2),
kStatus_PLL_InputTooLow = MAKE_STATUS(kStatusGroup_Generic, 3),
kStatus_PLL_InputTooHigh = MAKE_STATUS(kStatusGroup_Generic, 4),
kStatus_PLL_OutsideIntLimit = MAKE_STATUS(kStatusGroup_Generic, 5),
kStatus_PLL_CCOTooLow = MAKE_STATUS(kStatusGroup_Generic, 6),
kStatus_PLL_CCOTooHigh = MAKE_STATUS(kStatusGroup_Generic, 7) }

```

*PLL status definitions.*

- enum `clock_usbfs_src_t` {

```

kCLOCK_UsbfsSrcFro = (uint32_t)kCLOCK_FroHf,
kCLOCK_UsbfsSrcPll0 = (uint32_t)kCLOCK_Pll0Out,
kCLOCK_UsbfsSrcMainClock = (uint32_t)kCLOCK_CoreSysClk,
kCLOCK_UsbfsSrcPll1 = (uint32_t)kCLOCK_Pll1Out,
kCLOCK_UsbfsSrcNone }

```

*USB FS clock source definition.*

- enum `clock_usb_phy_src_t` { `kCLOCK_UsbPhySrcExt = 0U` }

*Source of the USB HS PHY.*

## Functions

- static void [CLOCK\\_EnableClock](#) ([clock\\_ip\\_name\\_t](#) clk)  
*Enable the clock for specific IP.*
- static void [CLOCK\\_DisableClock](#) ([clock\\_ip\\_name\\_t](#) clk)  
*Disable the clock for specific IP.*
- [status\\_t](#) [CLOCK\\_SetupFROClocking](#) ([uint32\\_t](#) iFreq)  
*Initialize the Core clock to given frequency (12, 48 or 96 MHz). Turns on FRO and uses default CCO, if freq is 12000000, then high speed output is off, else high speed output is enabled.*
- void [CLOCK\\_SetFLASHAccessCyclesForFreq](#) ([uint32\\_t](#) system\_freq\_hz)  
*Set the flash wait states for the input frequency.*
- [status\\_t](#) [CLOCK\\_SetupExtClocking](#) ([uint32\\_t](#) iFreq)  
*Initialize the external osc clock to given frequency.*
- [status\\_t](#) [CLOCK\\_SetupI2SMClkClocking](#) ([uint32\\_t](#) iFreq)  
*Initialize the I2S MCLK clock to given frequency.*
- void [CLOCK\\_AttachClk](#) ([clock\\_attach\\_id\\_t](#) connection)  
*Configure the clock selection muxes.*
- [clock\\_attach\\_id\\_t](#) [CLOCK\\_GetClockAttachId](#) ([clock\\_attach\\_id\\_t](#) attachId)  
*Get the actual clock attach id. This function uses the offset in input attach id, then it reads the actual source value in the register and combine the offset to obtain an actual attach id.*
- void [CLOCK\\_SetClkDiv](#) ([clock\\_div\\_name\\_t](#) div\_name, [uint32\\_t](#) divided\_by\_value, bool reset)  
*Setup peripheral clock dividers.*
- [uint32\\_t](#) [CLOCK\\_GetFreq](#) ([clock\\_name\\_t](#) clockName)  
*Return Frequency of selected clock.*
- [uint32\\_t](#) [CLOCK\\_GetFro12MFreq](#) (void)  
*Return Frequency of FRO 12MHz.*
- [uint32\\_t](#) [CLOCK\\_GetFro1MFreq](#) (void)  
*Return Frequency of FRO 1MHz.*
- [uint32\\_t](#) [CLOCK\\_GetClockOutClkFreq](#) (void)  
*Return Frequency of ClockOut.*
- [uint32\\_t](#) [CLOCK\\_GetMCanClkFreq](#) (void)  
*Return Frequency of Can Clock.*
- [uint32\\_t](#) [CLOCK\\_GetAdcClkFreq](#) ([uint32\\_t](#) id)  
*Return Frequency of Adc Clock.*
- [uint32\\_t](#) [CLOCK\\_GetUsb0ClkFreq](#) (void)  
*Return Frequency of Usb0 Clock.*
- [uint32\\_t](#) [CLOCK\\_GetMclkClkFreq](#) (void)  
*Return Frequency of MClk Clock.*
- [uint32\\_t](#) [CLOCK\\_GetSctClkFreq](#) (void)  
*Return Frequency of SCTimer Clock.*
- [uint32\\_t](#) [CLOCK\\_GetExtClkFreq](#) (void)  
*Return Frequency of External Clock.*
- [uint32\\_t](#) [CLOCK\\_GetWdtClkFreq](#) (void)  
*Return Frequency of Watchdog.*
- [uint32\\_t](#) [CLOCK\\_GetFroHfFreq](#) (void)  
*Return Frequency of High-Freq output of FRO.*
- [uint32\\_t](#) [CLOCK\\_GetPll0OutFreq](#) (void)  
*Return Frequency of PLL.*
- [uint32\\_t](#) [CLOCK\\_GetPll1OutFreq](#) (void)  
*Return Frequency of USB PLL.*
- [uint32\\_t](#) [CLOCK\\_GetPllClkDivFreq](#) (void)  
*Return Frequency of PLL\_CLK\_DIV.*

- uint32\_t [CLOCK\\_GetOsc32KFreq](#) (void)  
*Return Frequency of 32kHz osc.*
- uint32\_t [CLOCK\\_GetFC32KFreq](#) (void)  
*Return Frequency of Flexcomm 32kHz osc.*
- uint32\_t [CLOCK\\_GetCoreSysClkFreq](#) (void)  
*Return Frequency of Core System.*
- uint32\_t [CLOCK\\_GetI2SMClkFreq](#) (void)  
*Return Frequency of I2S MCLK Clock.*
- uint32\_t [CLOCK\\_GetFrgFreq](#) (uint32\_t id)  
*Return Frequency of FRG Clock.*
- uint32\_t [CLOCK\\_GetFlexCommClkFreq](#) (uint32\_t id)  
*Return Frequency of FlexComm Clock.*
- uint32\_t [CLOCK\\_GetHsLspiClkFreq](#) (void)  
*Return Frequency of High speed SPI Clock.*
- uint32\_t [CLOCK\\_GetCTimerClkFreq](#) (uint32\_t id)  
*Return Frequency of CTimer functional Clock.*
- uint32\_t [CLOCK\\_GetSystickClkFreq](#) (void)  
*Return Frequency of SystickClock.*
- uint32\_t [CLOCK\\_GetFlexSpiClkFreq](#) (void)  
*Return Frequency of FlexSPI.*
- uint32\_t [CLOCK\\_GetDmicClkFreq](#) (void)  
*Return Frequency of DMIC.*
- uint32\_t [CLOCK\\_GetDacClkFreq](#) (uint32\_t id)  
*Return Frequency of DAC Clock.*
- uint32\_t [CLOCK\\_GetI3cSTCClkFreq](#) (void)  
*Return Frequency of I3C function slow TC Clock.*
- uint32\_t [CLOCK\\_GetI3cSClkFreq](#) (void)  
*Return Frequency of I3C function slow Clock.*
- uint32\_t [CLOCK\\_GetI3cClkFreq](#) (void)  
*Return Frequency of I3C function Clock.*
- uint32\_t [CLOCK\\_GetPLL0InClockRate](#) (void)  
*Return PLL0 input clock rate.*
- uint32\_t [CLOCK\\_GetPLL1InClockRate](#) (void)  
*Return PLL1 input clock rate.*
- uint32\_t [CLOCK\\_GetPLL0OutClockRate](#) (bool recompute)  
*Return PLL0 output clock rate.*
- uint32\_t [CLOCK\\_GetPLL1OutClockRate](#) (bool recompute)  
*Return PLL1 output clock rate.*
- \_\_STATIC\_INLINE void [CLOCK\\_SetBypassPLL0](#) (bool bypass)  
*Enables and disables PLL0 bypass mode.*
- \_\_STATIC\_INLINE void [CLOCK\\_SetBypassPLL1](#) (bool bypass)  
*Enables and disables PLL1 bypass mode.*
- \_\_STATIC\_INLINE bool [CLOCK\\_IsPLL0Locked](#) (void)  
*Check if PLL is locked or not.*
- \_\_STATIC\_INLINE bool [CLOCK\\_IsPLL1Locked](#) (void)  
*Check if PLL1 is locked or not.*
- void [CLOCK\\_SetStoredPLL0ClockRate](#) (uint32\_t rate)  
*Store the current PLL0 rate.*
- uint32\_t [CLOCK\\_GetPLL0OutFromSetup](#) (pll\_setup\_t \*pSetup)  
*Return PLL0 output clock rate from setup structure.*
- uint32\_t [CLOCK\\_GetPLL1OutFromSetup](#) (pll\_setup\_t \*pSetup)



- *Return PLL1 output clock rate from setup structure.*  
**pll\_error\_t** **CLOCK\_SetupPLL0Data** (**pll\_config\_t** \*pControl, **pll\_setup\_t** \*pSetup)
- *Set PLL0 output based on the passed PLL setup data.*  
**pll\_error\_t** **CLOCK\_SetupPLL0Prec** (**pll\_setup\_t** \*pSetup, **uint32\_t** flagcfg)
- *Set PLL output from PLL setup structure (precise frequency)*  
**pll\_error\_t** **CLOCK\_SetPLL0Freq** (const **pll\_setup\_t** \*pSetup)
- *Set PLL output from PLL setup structure (precise frequency)*  
**pll\_error\_t** **CLOCK\_SetPLL1Freq** (const **pll\_setup\_t** \*pSetup)
- *Set PLL output from PLL setup structure (precise frequency)*  
**void** **CLOCK\_SetupPLL0Mult** (**uint32\_t** multiply\_by, **uint32\_t** input\_freq)
- *Set PLL0 output based on the multiplier and input frequency.*  
**static void** **CLOCK\_DisableUsbDevicefs0Clock** (**clock\_ip\_name\_t** clk)
- *Disable USB clock.*  
**bool** **CLOCK\_EnableUsbfs0DeviceClock** (**clock\_usbfs\_src\_t** src, **uint32\_t** freq)
- *Enable USB Device FS clock.*  
**bool** **CLOCK\_EnableUsbfs0HostClock** (**clock\_usbfs\_src\_t** src, **uint32\_t** freq)
- *Enable USB HOST FS clock.*  
**void** **CLOCK\_EnableOstimer32kClock** (**void**)
- *Enable the OSTIMER 32k clock.*  
**void** **CLOCK\_XtalHfCapabankTrim** (**int32\_t** pi32\_hfXtalIecLoadpF\_x100, **int32\_t** pi32\_hfXtalPcbParCappF\_x100, **int32\_t** pi32\_hfXtalNPcbParCappF\_x100)
- *Sets board-specific trim values for High Frequency crystal oscillator.*  
**void** **CLOCK\_Xtal32khzCapabankTrim** (**int32\_t** pi32\_32kfXtalIecLoadpF\_x100, **int32\_t** pi32\_32kfXtalPPcbParCappF\_x100, **int32\_t** pi32\_32kfXtalNPcbParCappF\_x100)
- *Sets board-specific trim values for 32kHz XTAL.*  
**void** **CLOCK\_FroHfTrim** (**void**)
- *Initialize the trim value for FRO HF.*

## Driver version

- **#define** **FSL\_CLOCK\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 3, 2))  
*CLOCK driver version 2.3.2.*

## 4.2 Data Structure Documentation

### 4.2.1 struct pll\_config\_t

This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

## Data Fields

- **uint32\_t** **desiredRate**  
*Desired PLL rate in Hz.*
- **uint32\_t** **inputRate**  
*PLL input clock in Hz, only used if PLL\_CONFIGFLAG\_USEINRATE flag is set.*
- **uint32\_t** **flags**  
*PLL configuration flags, Or'ed value of PLL\_CONFIGFLAG\_\* definitions.*
- **ss\_progmodfm\_t** **ss\_mf**

*SS Programmable modulation frequency, only applicable when not using PLL\_CONFIGFLAG\_FORCE-NOFRACT flag.*

- `ss_progmoddp_t ss_mr`

*SS Programmable frequency modulation depth, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag.*

- `ss_modwvctrl_t ss_mc`

*SS Modulation waveform control, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag.*

- `bool mfDither`

*false for fixed modulation frequency or true for dithering, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag*

## 4.2.2 struct pll\_setup\_t

It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

### Data Fields

- `uint32_t pllctrl`  
*PLL control register PLL0CTRL.*
- `uint32_t pllndec`  
*PLL NDEC register PLL0NDEC.*
- `uint32_t pllpdec`  
*PLL PDEC register PLL0PDEC.*
- `uint32_t pllmdec`  
*PLL MDEC registers PLL0PDEC.*
- `uint32_t pllssc [2]`  
*PLL SSCTL registers PLL0SSCG.*
- `uint32_t pllRate`  
*Actual PLL rate.*
- `uint32_t flags`  
*PLL setup flags, Or'ed value of PLL\_SETUPFLAG\_\* definitions.*

## 4.3 Macro Definition Documentation

### 4.3.1 #define FSL\_CLOCK\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 2))

### 4.3.2 #define FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL 0

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

## Note

All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

#### 4.3.3 #define CLOCK\_USR\_CFG\_PLL\_CONFIG\_CACHE\_COUNT 2U

Once define this MACRO to be non-zero value, CLOCK\_PllGetConfig() function would cache the recent calculation and accelerate the execution to get the right settings.

#### 4.3.4 #define ROM\_CLOCKS

## Value:

```
{
    kCLOCK_Rom \
}
```

#### 4.3.5 #define SRAM\_CLOCKS

## Value:

```
{
    kCLOCK_Sram1, kCLOCK_Sram2, kCLOCK_Sram3, \
    kCLOCK_Sram4 \
}
```

#### 4.3.6 #define FLASH\_CLOCKS

## Value:

```
{
    kCLOCK_Flash \
}
```

#### 4.3.7 #define FMC\_CLOCKS

## Value:

```
{
    kCLOCK_Fmc \
}
```



#### 4.3.8 #define INPUTMUX\_CLOCKS

Value:

```
{
    kCLOCK_InputMux \
}
```

#### 4.3.9 #define IOCON\_CLOCKS

Value:

```
{
    kCLOCK_Iocon \
}
```

#### 4.3.10 #define GPIO\_CLOCKS

Value:

```
{
    kCLOCK_Gpio0, kCLOCK_Gpio1, kCLOCK_Gpio2, \
    kCLOCK_Gpio3 \
}
```

#### 4.3.11 #define PINT\_CLOCKS

Value:

```
{
    kCLOCK_Pint \
}
```

#### 4.3.12 #define GINT\_CLOCKS

Value:

```
{
    kCLOCK_Gint, kCLOCK_Gint \
}
```

### 4.3.13 #define DMA\_CLOCKS

Value:

```
{  
    kCLOCK_Dma0, kCLOCK_Dma1 \  
}
```

### 4.3.14 #define CRC\_CLOCKS

Value:

```
{  
    kCLOCK_Crc0 \  
}
```

### 4.3.15 #define WWDT\_CLOCKS

Value:

```
{  
    kCLOCK_Wwdt \  
}
```

### 4.3.16 #define RTC\_CLOCKS

Value:

```
{  
    kCLOCK_Rtc0 \  
}
```

### 4.3.17 #define MAILBOX\_CLOCKS

Value:

```
{  
    kCLOCK_Mailbox \  
}
```

#### 4.3.18 #define LPADC\_CLOCKS

Value:

```
{  
    kCLOCK_Adc0, kCLOCK_Adc1 \  
}
```

#### 4.3.19 #define LPDAC\_CLOCKS

Value:

```
{  
    kCLOCK_Dac0, kCLOCK_Dac1, kCLOCK_Dac2 \  
}
```

#### 4.3.20 #define MRT\_CLOCKS

Value:

```
{  
    kCLOCK_Mrt \  
}
```

#### 4.3.21 #define OSTIMER\_CLOCKS

Value:

```
{  
    kCLOCK_Ostimer \  
}
```

#### 4.3.22 #define SCT\_CLOCKS

Value:

```
{  
    kCLOCK_Sct \  
}
```

#### 4.3.23 #define MCAN\_CLOCKS

Value:

```
{
    kCLOCK_Mcan \
}
```

#### 4.3.24 #define UTICK\_CLOCKS

Value:

```
{
    kCLOCK_Utick \
}
```

#### 4.3.25 #define FLEXCOMM\_CLOCKS

Value:

```
{
    \
    kCLOCK_FlexComm0, kCLOCK_FlexComm1,
    kCLOCK_FlexComm2, kCLOCK_FlexComm3,
    kCLOCK_FlexComm4, kCLOCK_FlexComm5, \
    kCLOCK_FlexComm6, kCLOCK_FlexComm7,
    kCLOCK_Hs_Lspi \
}
```

#### 4.3.26 #define LPUART\_CLOCKS

Value:

```
{
    \
    kCLOCK_MinUart0, kCLOCK_MinUart1,
    kCLOCK_MinUart2, kCLOCK_MinUart3, kCLOCK_MinUart4,
    kCLOCK_MinUart5, \
    kCLOCK_MinUart6, kCLOCK_MinUart7
    \
}
```

### 4.3.27 #define BI2C\_CLOCKS

Value:

```
{
    \
    kCLOCK_BI2c0, kCLOCK_BI2c1, kCLOCK_BI2c2,
    kCLOCK_BI2c3, kCLOCK_BI2c4, kCLOCK_BI2c5,
    kCLOCK_BI2c6, kCLOCK_BI2c7 \
}
```

### 4.3.28 #define LPSPI\_CLOCKS

Value:

```
{
    \
    kCLOCK_LSpi0, kCLOCK_LSpi1, kCLOCK_LSpi2,
    kCLOCK_LSpi3, kCLOCK_LSpi4, kCLOCK_LSpi5,
    kCLOCK_LSpi6, kCLOCK_LSpi7 \
}
```

### 4.3.29 #define FLEXI2S\_CLOCKS

Value:

```
{
    \
    kCLOCK_FlexI2s0, kCLOCK_FlexI2s1,
    kCLOCK_FlexI2s2, kCLOCK_FlexI2s3, kCLOCK_FlexI2s4,
    kCLOCK_FlexI2s5, \
    kCLOCK_FlexI2s6, kCLOCK_FlexI2s7 \
}
```

### 4.3.30 #define CTIMER\_CLOCKS

Value:

```
{
    \
    kCLOCK_Timer0, kCLOCK_Timer1,
    kCLOCK_Timer2, kCLOCK_Timer3, kCLOCK_Timer4 \
}
```

#### 4.3.31 #define FREQME\_CLOCKS

Value:

```
{  
    \kCLOCK_Freqme \  
}
```

#### 4.3.32 #define CDOG\_CLOCKS

Value:

```
{  
    \kCLOCK_Cdog \  
}
```

#### 4.3.33 #define RNG\_CLOCKS

Value:

```
{  
    \kCLOCK_Rng \  
}
```

#### 4.3.34 #define USBHMR0\_CLOCKS

Value:

```
{  
    \kCLOCK_Usbhm0 \  
}
```

#### 4.3.35 #define USBHSL0\_CLOCKS

Value:

```
{  
    \kCLOCK_Usbhs10 \  
}
```

#### 4.3.36 #define ANALOGCTRL\_CLOCKS

Value:

```
{  
    kCLOCK_AnalogCtrl \  
}
```

#### 4.3.37 #define HS\_LSPI\_CLOCKS

Value:

```
{  
    kCLOCK_Hs_Lspi \  
}
```

#### 4.3.38 #define GPIO\_SEC\_CLOCKS

Value:

```
{  
    kCLOCK_Gpio_Sec \  
}
```

#### 4.3.39 #define GPIO\_SEC\_INT\_CLOCKS

Value:

```
{  
    kCLOCK_Gpio_Sec_Int \  
}
```

#### 4.3.40 #define USB\_D\_CLOCKS

Value:

```
{  
    kCLOCK_Usbd0 \  
}
```

#### 4.3.41 #define SYSCTL\_CLOCKS

Value:

```
{
    kCLOCK_Sysctl \
}
```

#### 4.3.42 #define DMIC\_CLOCKS

Value:

```
{
    kCLOCK_Dmic \
}
```

#### 4.3.43 #define PWM\_CLOCKS

Value:

```
{
    {kCLOCK_Pwm0_Sm0, kCLOCK_Pwm0_Sm1, \
    kCLOCK_Pwm0_Sm2, kCLOCK_Pwm0_Sm3}, \
    {
        kCLOCK_Pwm1_Sm0, kCLOCK_Pwm1_Sm1, \
        kCLOCK_Pwm1_Sm2, kCLOCK_Pwm1_Sm3 \
    }
}
```

#### 4.3.44 #define ENC\_CLOCKS

Value:

```
{
    kCLOCK_Enc0, kCLOCK_Enc1 \
}
```

#### 4.3.45 #define OPAMP\_CLOCKS

Value:

```
{
    kCLOCK_Opamp0, kCLOCK_Opamp1, \
    kCLOCK_Opamp2 \
}
```



**4.3.46 #define VREF\_CLOCKS****Value:**

```
{
    \
    kCLOCK_Vref \
}
```

**4.3.47 #define POWERQUAD\_CLOCKS****Value:**

```
{
    \
    kCLOCK_PowerQuad \
}
```

**4.3.48 #define AOI\_CLOCKS****Value:**

```
{
    \
    kCLOCK_Aoi0, kCLOCK_Aoi1 \
}
```

**4.3.49 #define CLK\_GATE\_REG\_OFFSET\_SHIFT 8U****4.3.50 #define BUS\_CLK kCLOCK\_BusClk****4.3.51 #define CLK\_ATTACH\_ID( mux, sel, pos ) (((uint32\_t)(mux) << 0U) | (((uint32\_t)(sel) + 1U) & 0xFU) << 12U) << ((uint32\_t)(pos)\*16U))**

[4 bits for choice, 0 means invalid choice] [8 bits mux ID]\*

**4.3.52 #define PLL\_CONFIGFLAG\_USEINRATE (1U << 0U)**

When the PLL\_CONFIGFLAG\_USEINRATE flag is selected, the 'InputRate' field in the configuration structure must be assigned with the expected PLL frequency. If the PLL\_CONFIGFLAG\_USEINRATE is not used, 'InputRate' is ignored in the configuration function and the driver will determine the PLL rate from the currently selected PLL source. This flag might be used to configure the PLL input clock more accurately when using the WDT oscillator or a more dynamic CLKIN source.

When the `PLL_CONFIGFLAG_FORCENOFRACT` flag is selected, the PLL hardware for the automatic bandwidth selection, Spread Spectrum (SS) support, and fractional M-divider are not used.

Flag to use `InputRate` in PLL configuration structure for setup

### 4.3.53 #define PLL\_SETUPFLAG\_POWERUP (1U << 0U)

Setup will power on the PLL after setup

## 4.4 Enumeration Type Documentation

### 4.4.1 enum clock\_ip\_name\_t

Enumerator

***kCLOCK\_IpInvalid*** Invalid IP name.  
***kCLOCK\_Rom*** Clock gate name: Rom.  
***kCLOCK\_Sram1*** Clock gate name: Sram1.  
***kCLOCK\_Sram2*** Clock gate name: Sram2.  
***kCLOCK\_Sram3*** Clock gate name: Sram3.  
***kCLOCK\_Sram4*** Clock gate name: Sram4.  
***kCLOCK\_Flash*** Clock gate name: Flash.  
***kCLOCK\_Fmc*** Clock gate name: Fmc.  
***kCLOCK\_Flexspi*** Clock gate name: Flexspi.  
***kCLOCK\_InputMux*** Clock gate name: InputMux.  
***kCLOCK\_Iocon*** Clock gate name: Iocon.  
***kCLOCK\_Gpio0*** Clock gate name: Gpio0.  
***kCLOCK\_Gpio1*** Clock gate name: Gpio1.  
***kCLOCK\_Gpio2*** Clock gate name: Gpio2.  
***kCLOCK\_Gpio3*** Clock gate name: Gpio3.  
***kCLOCK\_Pint*** Clock gate name: Pint.  
***kCLOCK\_Gint*** Clock gate name: Gint.  
***kCLOCK\_Dma0*** Clock gate name: Dma0.  
***kCLOCK\_Crc0*** Clock gate name: Crc.  
***kCLOCK\_Wwdt*** Clock gate name: Wwdt.  
***kCLOCK\_Rtc0*** Clock gate name: Rtc0.  
***kCLOCK\_Mailbox*** Clock gate name: Mailbox.  
***kCLOCK\_Adc0*** Clock gate name: Adc0.  
***kCLOCK\_Adc1*** Clock gate name: Adc1.  
***kCLOCK\_Dac0*** Clock gate name: Dac0.  
***kCLOCK\_Mrt*** Clock gate name: Mrt.  
***kCLOCK\_Ostimer*** Clock gate name: Ostimer.  
***kCLOCK\_Sct*** Clock gate name: Sct.  
***kCLOCK\_Mcan*** Clock gate name: Mcan.  
***kCLOCK\_Utick*** Clock gate name: Utick.

***kCLOCK\_FlexComm0*** Clock gate name: FlexComm0.  
***kCLOCK\_FlexComm1*** Clock gate name: FlexComm1.  
***kCLOCK\_FlexComm2*** Clock gate name: FlexComm2.  
***kCLOCK\_FlexComm3*** Clock gate name: FlexComm3.  
***kCLOCK\_FlexComm4*** Clock gate name: FlexComm4.  
***kCLOCK\_FlexComm5*** Clock gate name: FlexComm5.  
***kCLOCK\_FlexComm6*** Clock gate name: FlexComm6.  
***kCLOCK\_FlexComm7*** Clock gate name: FlexComm7.  
***kCLOCK\_MinUart0*** Clock gate name: MinUart0.  
***kCLOCK\_MinUart1*** Clock gate name: MinUart1.  
***kCLOCK\_MinUart2*** Clock gate name: MinUart2.  
***kCLOCK\_MinUart3*** Clock gate name: MinUart3.  
***kCLOCK\_MinUart4*** Clock gate name: MinUart4.  
***kCLOCK\_MinUart5*** Clock gate name: MinUart5.  
***kCLOCK\_MinUart6*** Clock gate name: MinUart6.  
***kCLOCK\_MinUart7*** Clock gate name: MinUart7.  
***kCLOCK\_LSpi0*** Clock gate name: LSpi0.  
***kCLOCK\_LSpi1*** Clock gate name: LSpi1.  
***kCLOCK\_LSpi2*** Clock gate name: LSpi2.  
***kCLOCK\_LSpi3*** Clock gate name: LSpi3.  
***kCLOCK\_LSpi4*** Clock gate name: LSpi4.  
***kCLOCK\_LSpi5*** Clock gate name: LSpi5.  
***kCLOCK\_LSpi6*** Clock gate name: LSpi6.  
***kCLOCK\_LSpi7*** Clock gate name: LSpi7.  
***kCLOCK\_BI2c0*** Clock gate name: BI2c0.  
***kCLOCK\_BI2c1*** Clock gate name: BI2c1.  
***kCLOCK\_BI2c2*** Clock gate name: BI2c2.  
***kCLOCK\_BI2c3*** Clock gate name: BI2c3.  
***kCLOCK\_BI2c4*** Clock gate name: BI2c4.  
***kCLOCK\_BI2c5*** Clock gate name: BI2c5.  
***kCLOCK\_BI2c6*** Clock gate name: BI2c6.  
***kCLOCK\_BI2c7*** Clock gate name: BI2c7.  
***kCLOCK\_FlexI2s0*** Clock gate name: FlexI2s0.  
***kCLOCK\_FlexI2s1*** Clock gate name: FlexI2s1.  
***kCLOCK\_FlexI2s2*** Clock gate name: FlexI2s2.  
***kCLOCK\_FlexI2s3*** Clock gate name: FlexI2s3.  
***kCLOCK\_FlexI2s4*** Clock gate name: FlexI2s4.  
***kCLOCK\_FlexI2s5*** Clock gate name: FlexI2s5.  
***kCLOCK\_FlexI2s6*** Clock gate name: FlexI2s6.  
***kCLOCK\_FlexI2s7*** Clock gate name: FlexI2s7.  
***kCLOCK\_Dmic*** Clock gate name: Dmic.  
***kCLOCK\_Timer2*** Clock gate name: Timer2.  
***kCLOCK\_Usbd0*** Clock gate name: Usbd0.  
***kCLOCK\_Timer0*** Clock gate name: Timer0.  
***kCLOCK\_Timer1*** Clock gate name: Timer1.

***kCLOCK\_Ezhhb*** Clock gate name: Ezhhb.  
***kCLOCK\_Dma1*** Clock gate name: Dma1.  
***kCLOCK\_Comp*** Clock gate name: Comp.  
***kCLOCK\_Freqme*** Clock gate name: Freqme.  
***kCLOCK\_Cdog*** Clock gate name: Cdog.  
***kCLOCK\_Rng*** Clock gate name: Rng.  
***kCLOCK\_Pmux1*** Clock gate name: Pmux1.  
***kCLOCK\_Sysctl*** Clock gate name: Sysctl.  
***kCLOCK\_Usbhm0*** Clock gate name: Usbhm0.  
***kCLOCK\_Usbhl0*** Clock gate name: Usbhl0.  
***kCLOCK\_Css*** Clock gate name: Css.  
***kCLOCK\_PowerQuad*** Clock gate name: PowerQuad.  
***kCLOCK\_Timer3*** Clock gate name: Timer3.  
***kCLOCK\_Timer4*** Clock gate name: Timer4.  
***kCLOCK\_Puf*** Clock gate name: Puf.  
***kCLOCK\_Pkc*** Clock gate name: Pkc.  
***kCLOCK\_AnalogCtrl*** Clock gate name: AnalogCtrl.  
***kCLOCK\_Hs\_Lspi*** Clock gate name: Lspi.  
***kCLOCK\_Gpio\_Sec*** Clock gate name: Sec.  
***kCLOCK\_Gpio\_Sec\_Int*** Clock gate name: Int.  
***kCLOCK\_I3c0*** Clock gate name: I3c0.  
***kCLOCK\_Enc0*** Clock gate name: Enc0.  
***kCLOCK\_Enc1*** Clock gate name: Enc1.  
***kCLOCK\_Pwm0*** Clock gate name: Pwm0.  
***kCLOCK\_Pwm1*** Clock gate name: Pwm1.  
***kCLOCK\_Aoi0*** Clock gate name: Aoi0.  
***kCLOCK\_Aoi1*** Clock gate name: Aoi1.  
***kCLOCK\_Ftm0*** Clock gate name: Ftm0.  
***kCLOCK\_Dac1*** Clock gate name: Dac1.  
***kCLOCK\_Dac2*** Clock gate name: Dac2.  
***kCLOCK\_Opamp0*** Clock gate name: Opamp0.  
***kCLOCK\_Opamp1*** Clock gate name: Opamp1.  
***kCLOCK\_Opamp2*** Clock gate name: Opamp2.  
***kCLOCK\_Hscmp0*** Clock gate name: Hscmp0.  
***kCLOCK\_Hscmp1*** Clock gate name: Hscmp1.  
***kCLOCK\_Hscmp2*** Clock gate name: Hscmp2.  
***kCLOCK\_Vref*** Clock gate name: Vref.  
***kCLOCK\_Pwm0\_Sm0*** Clock gate name: PWM0 SM0.  
***kCLOCK\_Pwm0\_Sm1*** Clock gate name: PWM0 SM1.  
***kCLOCK\_Pwm0\_Sm2*** Clock gate name: PWM0 SM2.  
***kCLOCK\_Pwm0\_Sm3*** Clock gate name: PWM0 SM3.  
***kCLOCK\_Pwm1\_Sm0*** Clock gate name: PWM1 SM0.  
***kCLOCK\_Pwm1\_Sm1*** Clock gate name: PWM1 SM1.  
***kCLOCK\_Pwm1\_Sm2*** Clock gate name: PWM1 SM2.  
***kCLOCK\_Pwm1\_Sm3*** Clock gate name: PWM1 SM3.

#### 4.4.2 enum clock\_name\_t

Enumerator

*kCLOCK\_CoreSysClk* Core/system clock (aka MAIN\_CLK)  
*kCLOCK\_BusClk* Bus clock (AHB clock)  
*kCLOCK\_ClockOut* CLOCKOUT.  
*kCLOCK\_FroHf* FRO48/96.  
*kCLOCK\_Pll1Out* PLL1 Output.  
*kCLOCK\_Mclk* MCLK.  
*kCLOCK\_Fro12M* FRO12M.  
*kCLOCK\_Fro1M* FRO1M.  
*kCLOCK\_ExtClk* External Clock.  
*kCLOCK\_Pll0Out* PLL0 Output.  
*kCLOCK\_PllClkDiv* PLLCLKDIV clock.  
*kCLOCK\_FlexI2S* FlexI2S clock.

#### 4.4.3 enum clock\_attach\_id\_t

Enumerator

*kFRO12M\_to\_MAIN\_CLK* Attach FRO12M to MAIN\_CLK.  
*kEXT\_CLK\_to\_MAIN\_CLK* Attach EXT\_CLK to MAIN\_CLK.  
*kFRO1M\_to\_MAIN\_CLK* Attach FRO1M to MAIN\_CLK.  
*kFRO\_HF\_to\_MAIN\_CLK* Attach FRO\_HF to MAIN\_CLK.  
*kPLL0\_to\_MAIN\_CLK* Attach PLL0 to MAIN\_CLK.  
*kPLL1\_to\_MAIN\_CLK* Attach PLL1 to MAIN\_CLK.  
*kOSC32K\_to\_MAIN\_CLK* Attach OSC32K to MAIN\_CLK.  
*kSYSTICK\_DIV\_to\_SYSTICK0* Attach SYSTICK\_DIV to SYSTICK0.  
*kFRO1M\_to\_SYSTICK0* Attach FRO1M to SYSTICK0.  
*kOSC32K\_to\_SYSTICK0* Attach OSC32K to SYSTICK0.  
*kNONE\_to\_SYSTICK0* Attach NONE to SYSTICK0.  
*kTRACE\_DIV\_to\_TRACE* Attach TRACE\_DIV to TRACE.  
*kFRO1M\_to\_TRACE* Attach FRO1M to TRACE.  
*kOSC32K\_to\_TRACE* Attach OSC32K to TRACE.  
*kNONE\_to\_TRACE* Attach NONE to TRACE.  
*kMAIN\_CLK\_to\_CTIMER0* Attach MAIN\_CLK to CTIMER0.  
*kPLL0\_to\_CTIMER0* Attach PLL0 to CTIMER0.  
*kPLL1\_to\_CTIMER0* Attach PLL1 to CTIMER0.  
*kFRO\_HF\_to\_CTIMER0* Attach FRO\_HF to CTIMER0.  
*kFRO1M\_to\_CTIMER0* Attach FRO1M to CTIMER0.  
*kOSC32K\_to\_CTIMER0* Attach OSC32K to CTIMER0.  
*kNONE\_to\_CTIMER0* Attach NONE to CTIMER0.  
*kMAIN\_CLK\_to\_CTIMER1* Attach MAIN\_CLK to CTIMER1.

***kPLL0\_to\_CTIMER1*** Attach PLL0 to CTIMER1.  
***kPLL1\_to\_CTIMER1*** Attach PLL1 to CTIMER1.  
***kFRO\_HF\_to\_CTIMER1*** Attach FRO\_HF to CTIMER1.  
***kFRO1M\_to\_CTIMER1*** Attach FRO1M to CTIMER1.  
***kMCLK\_IN\_to\_CTIMER1*** Attach MCLK\_IN to CTIMER1.  
***kOSC32K\_to\_CTIMER1*** Attach OSC32K to CTIMER1.  
***kNONE\_to\_CTIMER1*** Attach NONE to CTIMER1.  
***kMAIN\_CLK\_to\_CTIMER2*** Attach MAIN\_CLK to CTIMER2.  
***kPLL0\_to\_CTIMER2*** Attach PLL0 to CTIMER2.  
***kPLL1\_to\_CTIMER2*** Attach PLL1 to CTIMER2.  
***kFRO\_HF\_to\_CTIMER2*** Attach FRO\_HF to CTIMER2.  
***kFRO1M\_to\_CTIMER2*** Attach FRO1M to CTIMER2.  
***kMCLK\_IN\_to\_CTIMER2*** Attach MCLK\_IN to CTIMER2.  
***kOSC32K\_to\_CTIMER2*** Attach OSC32K to CTIMER2.  
***kNONE\_to\_CTIMER2*** Attach NONE to CTIMER2.  
***kMAIN\_CLK\_to\_CTIMER3*** Attach MAIN\_CLK to CTIMER3.  
***kPLL0\_to\_CTIMER3*** Attach PLL0 to CTIMER3.  
***kPLL1\_to\_CTIMER3*** Attach PLL1 to CTIMER3.  
***kFRO\_HF\_to\_CTIMER3*** Attach FRO\_HF to CTIMER3.  
***kFRO1M\_to\_CTIMER3*** Attach FRO1M to CTIMER3.  
***kMCLK\_IN\_to\_CTIMER3*** Attach MCLK\_IN to CTIMER3.  
***kOSC32K\_to\_CTIMER3*** Attach OSC32K to CTIMER3.  
***kNONE\_to\_CTIMER3*** Attach NONE to CTIMER3.  
***kMAIN\_CLK\_to\_CTIMER4*** Attach MAIN\_CLK to CTIMER4.  
***kPLL0\_to\_CTIMER4*** Attach PLL0 to CTIMER4.  
***kPLL1\_to\_CTIMER4*** Attach PLL1 to CTIMER4.  
***kFRO\_HF\_to\_CTIMER4*** Attach FRO\_HF to CTIMER4.  
***kFRO1M\_to\_CTIMER4*** Attach FRO1M to CTIMER4.  
***kMCLK\_IN\_to\_CTIMER4*** Attach MCLK\_IN to CTIMER4.  
***kOSC32K\_to\_CTIMER4*** Attach OSC32K to CTIMER4.  
***kNONE\_to\_CTIMER4*** Attach NONE to CTIMER4.  
***kMAIN\_CLK\_to\_CLKOUT*** Attach MAIN\_CLK to CLKOUT.  
***kPLL0\_to\_CLKOUT*** Attach PLL0 to CLKOUT.  
***kEXT\_CLK\_to\_CLKOUT*** Attach EXT\_CLK to CLKOUT.  
***kFRO\_HF\_to\_CLKOUT*** Attach FRO\_HF to CLKOUT.  
***kFRO1M\_to\_CLKOUT*** Attach FRO1M to CLKOUT.  
***kPLL1\_to\_CLKOUT*** Attach PLL1 to CLKOUT.  
***kOSC32K\_to\_CLKOUT*** Attach OSC32K to CLKOUT.  
***kNONE\_to\_CLKOUT*** Attach NONE to CLKOUT.  
***kFRO12M\_to\_PLL0*** Attach FRO12M to PLL0.  
***kEXT\_CLK\_to\_PLL0*** Attach EXT\_CLK to PLL0.  
***kFRO1M\_to\_PLL0*** Attach FRO1M to PLL0.  
***kOSC32K\_to\_PLL0*** Attach OSC32K to PLL0.  
***kNONE\_to\_PLL0*** Attach NONE to PLL0.  
***kFRO12M\_to\_PLL1*** Attach FRO12M to PLL1.

*kEXT\_CLK\_to\_PLL1* Attach EXT\_CLK to PLL1.  
*kFRO1M\_to\_PLL1* Attach FRO1M to PLL1.  
*kOSC32K\_to\_PLL1* Attach OSC32K to PLL1.  
*kNONE\_to\_PLL1* Attach NONE to PLL1.  
*kMCAN\_DIV\_to\_MCAN* Attach MCAN\_DIV to MCAN.  
*kFRO1M\_to\_MCAN* Attach FRO1M to MCAN.  
*kOSC32K\_to\_MCAN* Attach OSC32K to MCAN.  
*kNONE\_to\_MCAN* Attach NONE to MCAN.  
*kMAIN\_CLK\_to\_ADC0* Attach MAIN\_CLK to ADC0.  
*kPLL0\_to\_ADC0* Attach PLL0 to ADC0.  
*kFRO\_HF\_to\_ADC0* Attach FRO\_HF to ADC0.  
*kEXT\_CLK\_to\_ADC0* Attach XO to ADC0.  
*kNONE\_to\_ADC0* Attach NONE to ADC0.  
*kMAIN\_CLK\_to\_ADC1* Attach MAIN\_CLK to ADC1.  
*kPLL0\_to\_ADC1* Attach PLL0 to ADC1.  
*kFRO\_HF\_to\_ADC1* Attach FRO\_HF to ADC1.  
*kEXT\_CLK\_to\_ADC1* Attach XO to ADC1.  
*kNONE\_to\_ADC1* Attach NONE to ADC1.  
*kMAIN\_CLK\_to\_USB0* Attach MAIN\_CLK to USB0.  
*kPLL0\_to\_USB0* Attach PLL0 to USB0.  
*kFRO\_HF\_to\_USB0* Attach FRO\_HF to USB0.  
*kPLL1\_to\_USB0* Attach PLL1 to USB0.  
*kNONE\_to\_USB0* Attach NONE to USB0.  
*kMAIN\_CLK\_to\_FLEXCOMM0* Attach MAIN\_CLK to FLEXCOMM0.  
*kMAIN\_CLK\_FRG0\_to\_FLEXCOMM0* Attach Main clock to FlexComm0.  
*kPLL\_CLK\_DIV\_FRG0\_to\_FLEXCOMM0* Attach PLL clock DIV Frg to FlexComm0.  
*kFRO\_HF\_DIV\_FRG0\_to\_FLEXCOMM0* Attach FRO HF DIV FRG to FlexComm0.  
*kFRO12M\_to\_FLEXCOMM0* Attach FRO12M to FLEXCOMM0.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM0* Attach FRO\_HF\_DIV to FLEXCOMM0.  
*kFRO1M\_to\_FLEXCOMM0* Attach FRO1M to FLEXCOMM0.  
*kMCLK\_IN\_to\_FLEXCOMM0* Attach MCLK\_IN to FLEXCOMM0.  
*kOSC32K\_to\_FLEXCOMM0* Attach OSC32K to FLEXCOMM0.  
*kNONE\_to\_FLEXCOMM0* Attach NONE to FLEXCOMM0.  
*kMAIN\_CLK\_to\_FLEXCOMM1* Attach MAIN\_CLK to FLEXCOMM1.  
*kMAIN\_CLK\_FRG1\_to\_FLEXCOMM1* Attach Main clock to FlexComm1.  
*kPLL\_CLK\_DIV\_FRG1\_to\_FLEXCOMM1* Attach PLL clock DIV Frg to FlexComm1.  
*kFRO\_HF\_DIV\_FRG1\_to\_FLEXCOMM1* Attach FRO HF DIV FRG to FlexComm1.  
*kFRO12M\_to\_FLEXCOMM1* Attach FRO12M to FLEXCOMM1.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM1* Attach FRO\_HF\_DIV to FLEXCOMM1.  
*kFRO1M\_to\_FLEXCOMM1* Attach FRO1M to FLEXCOMM1.  
*kMCLK\_IN\_to\_FLEXCOMM1* Attach MCLK\_IN to FLEXCOMM1.  
*kOSC32K\_to\_FLEXCOMM1* Attach OSC32K to FLEXCOMM1.  
*kNONE\_to\_FLEXCOMM1* Attach NONE to FLEXCOMM1.  
*kMAIN\_CLK\_to\_FLEXCOMM2* Attach MAIN\_CLK to FLEXCOMM2.  
*kMAIN\_CLK\_FRG2\_to\_FLEXCOMM2* Attach Main clock to FlexComm2.

*kPLL\_CLK\_DIV\_FRG2\_to\_FLEXCOMM2* Attach PLL clock DIV Frg to FlexComm2.  
*kFRO\_HF\_DIV\_FRG2\_to\_FLEXCOMM2* Attach FRO HF DIV FRG to FlexComm2.  
*kFRO12M\_to\_FLEXCOMM2* Attach FRO12M to FLEXCOMM2.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM2* Attach FRO\_HF\_DIV to FLEXCOMM2.  
*kFRO1M\_to\_FLEXCOMM2* Attach FRO1M to FLEXCOMM2.  
*kMCLK\_IN\_to\_FLEXCOMM2* Attach MCLK\_IN to FLEXCOMM2.  
*kOSC32K\_to\_FLEXCOMM2* Attach OSC32K to FLEXCOMM2.  
*kNONE\_to\_FLEXCOMM2* Attach NONE to FLEXCOMM2.  
*kMAIN\_CLK\_to\_FLEXCOMM3* Attach MAIN\_CLK to FLEXCOMM3.  
*kMAIN\_CLK\_FRG3\_to\_FLEXCOMM3* Attach Main clock to FlexComm3.  
*kPLL\_CLK\_DIV\_FRG3\_to\_FLEXCOMM3* Attach PLL clock DIV Frg to FlexComm3.  
*kFRO\_HF\_DIV\_FRG3\_to\_FLEXCOMM3* Attach FRO HF DIV FRG to FlexComm3.  
*kFRO12M\_to\_FLEXCOMM3* Attach FRO12M to FLEXCOMM3.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM3* Attach FRO\_HF\_DIV to FLEXCOMM3.  
*kFRO1M\_to\_FLEXCOMM3* Attach FRO1M to FLEXCOMM3.  
*kMCLK\_IN\_to\_FLEXCOMM3* Attach MCLK\_IN to FLEXCOMM3.  
*kOSC32K\_to\_FLEXCOMM3* Attach OSC32K to FLEXCOMM3.  
*kNONE\_to\_FLEXCOMM3* Attach NONE to FLEXCOMM3.  
*kMAIN\_CLK\_to\_FLEXCOMM4* Attach MAIN\_CLK to FLEXCOMM4.  
*kMAIN\_CLK\_FRG4\_to\_FLEXCOMM4* Attach Main clock to FlexComm4.  
*kPLL\_CLK\_DIV\_FRG4\_to\_FLEXCOMM4* Attach PLL clock DIV Frg to FlexComm4.  
*kFRO\_HF\_DIV\_FRG4\_to\_FLEXCOMM4* Attach FRO HF DIV FRG to FlexComm4.  
*kFRO12M\_to\_FLEXCOMM4* Attach FRO12M to FLEXCOMM4.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM4* Attach FRO\_HF\_DIV to FLEXCOMM4.  
*kFRO1M\_to\_FLEXCOMM4* Attach FRO1M to FLEXCOMM4.  
*kMCLK\_IN\_to\_FLEXCOMM4* Attach MCLK\_IN to FLEXCOMM4.  
*kOSC32K\_to\_FLEXCOMM4* Attach OSC32K to FLEXCOMM4.  
*kNONE\_to\_FLEXCOMM4* Attach NONE to FLEXCOMM4.  
*kMAIN\_CLK\_to\_FLEXCOMM5* Attach MAIN\_CLK to FLEXCOMM5.  
*kMAIN\_CLK\_FRG5\_to\_FLEXCOMM5* Attach Main clock to FlexComm5.  
*kPLL\_CLK\_DIV\_FRG5\_to\_FLEXCOMM5* Attach PLL clock DIV Frg to FlexComm5.  
*kFRO\_HF\_DIV\_FRG5\_to\_FLEXCOMM5* Attach FRO HF DIV FRG to FlexComm5.  
*kFRO12M\_to\_FLEXCOMM5* Attach FRO12M to FLEXCOMM5.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM5* Attach FRO\_HF\_DIV to FLEXCOMM5.  
*kFRO1M\_to\_FLEXCOMM5* Attach FRO1M to FLEXCOMM5.  
*kMCLK\_IN\_to\_FLEXCOMM5* Attach MCLK\_IN to FLEXCOMM5.  
*kOSC32K\_to\_FLEXCOMM5* Attach OSC32K to FLEXCOMM5.  
*kNONE\_to\_FLEXCOMM5* Attach NONE to FLEXCOMM5.  
*kMAIN\_CLK\_to\_FLEXCOMM6* Attach MAIN\_CLK to FLEXCOMM6.  
*kMAIN\_CLK\_FRG6\_to\_FLEXCOMM6* Attach Main clock to FlexComm6.  
*kPLL\_CLK\_DIV\_FRG6\_to\_FLEXCOMM6* Attach PLL clock DIV Frg to FlexComm6.  
*kFRO\_HF\_DIV\_FRG6\_to\_FLEXCOMM6* Attach FRO HF DIV FRG to FlexComm6.  
*kFRO12M\_to\_FLEXCOMM6* Attach FRO12M to FLEXCOMM6.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM6* Attach FRO\_HF\_DIV to FLEXCOMM6.  
*kFRO1M\_to\_FLEXCOMM6* Attach FRO1M to FLEXCOMM6.



*kMCLK\_IN\_to\_FLEXCOMM6* Attach MCLK\_IN to FLEXCOMM6.  
*kOSC32K\_to\_FLEXCOMM6* Attach OSC32K to FLEXCOMM6.  
*kNONE\_to\_FLEXCOMM6* Attach NONE to FLEXCOMM6.  
*kMAIN\_CLK\_to\_FLEXCOMM7* Attach MAIN\_CLK to FLEXCOMM7.  
*kMAIN\_CLK\_FRG7\_to\_FLEXCOMM7* Attach Main clock to FlexComm7.  
*kPLL\_CLK\_DIV\_FRG7\_to\_FLEXCOMM7* Attach PLL clock DIV Frg to FlexComm7.  
*kFRO\_HF\_DIV\_FRG7\_to\_FLEXCOMM7* Attach PLL clock DIV Frg to FlexComm7.  
*kFRO12M\_to\_FLEXCOMM7* Attach FRO12M to FLEXCOMM7.  
*kFRO\_HF\_DIV\_to\_FLEXCOMM7* Attach FRO\_HF\_DIV to FLEXCOMM7.  
*kFRO1M\_to\_FLEXCOMM7* Attach FRO1M to FLEXCOMM7.  
*kMCLK\_IN\_to\_FLEXCOMM7* Attach MCLK\_IN to FLEXCOMM7.  
*kOSC32K\_to\_FLEXCOMM7* Attach OSC32K to FLEXCOMM7.  
*kNONE\_to\_FLEXCOMM7* Attach NONE to FLEXCOMM7.  
*kMAIN\_CLK\_to\_HSLSPI* Attach MAIN\_CLK to HSLSPI.  
*kPLL\_CLK\_DIV\_to\_HSLSPI* Attach PLL\_CLK\_DIV to HSLSPI.  
*kFRO12M\_to\_HSLSPI* Attach FRO12M to HSLSPI.  
*kFRO\_HF\_DIV\_to\_HSLSPI* Attach FRO\_HF\_DIV to HSLSPI.  
*kFRO1M\_to\_HSLSPI* Attach FRO1M to HSLSPI.  
*kOSC32K\_to\_HSLSPI* Attach OSC32K to HSLSPI.  
*kNONE\_to\_HSLSPI* Attach NONE to HSLSPI.  
*kFRO\_HF\_to\_MCLK* Attach FRO\_HF to MCLK.  
*kPLL0\_to\_MCLK* Attach PLL0 to MCLK.  
*kNONE\_to\_MCLK* Attach NONE to MCLK.  
*kMAIN\_CLK\_to\_SCT* Attach MAIN\_CLK to SCT.  
*kPLL0\_to\_SCT* Attach PLL0 to SCT.  
*kEXT\_CLK\_to\_SCT* Attach EXT\_CLK to SCT.  
*kFRO\_HF\_to\_SCT* Attach FRO\_HF to SCT.  
*kPLL1\_to\_SCT* Attach PLL1 to SCT.  
*kMCLK\_IN\_to\_SCT* Attach MCLK\_IN to SCT.  
*kNONE\_to\_SCT* Attach NONE to SCT.  
*kMAIN\_CLK\_to\_DAC0* Attach MAIN\_CLK to DAC0.  
*kPLL0\_to\_DAC0* Attach PLL0 to DAC0.  
*kFRO\_HF\_to\_DAC0* Attach FRO\_HF to DAC0.  
*kFRO12M\_to\_DAC0* Attach FRO12M to DAC0.  
*kPLL1\_to\_DAC0* Attach PLL1 to DAC0.  
*kFRO1M\_to\_DAC0* Attach FRO1M to DAC0.  
*kNONE\_to\_DAC0* Attach NONE to DAC0.  
*kMAIN\_CLK\_to\_DAC1* Attach MAIN\_CLK to DAC1.  
*kPLL0\_to\_DAC1* Attach PLL0 to DAC1.  
*kFRO\_HF\_to\_DAC1* Attach FRO\_HF to DAC1.  
*kFRO12M\_to\_DAC1* Attach FRO12M to DAC1.  
*kPLL1\_to\_DAC1* Attach PLL1 to DAC1.  
*kFRO1M\_to\_DAC1* Attach FRO1M to DAC1.  
*kNONE\_to\_DAC1* Attach NONE to DAC1.  
*kMAIN\_CLK\_to\_DAC2* Attach MAIN\_CLK to DAC2.

*kPLL0\_to\_DAC2* Attach PLL0 to DAC2.  
*kFRO\_HF\_to\_DAC2* Attach FRO\_HF to DAC2.  
*kFRO12M\_to\_DAC2* Attach FRO12M to DAC2.  
*kPLL1\_to\_DAC2* Attach PLL1 to DAC2.  
*kFRO1M\_to\_DAC2* Attach FRO1M to DAC2.  
*kNONE\_to\_DAC2* Attach NONE to DAC2.  
*kMAIN\_CLK\_to\_FLEXSPI* Attach MAIN\_CLK to FLEXSPI.  
*kPLL0\_to\_FLEXSPI* Attach PLL0 to FLEXSPI.  
*kFRO\_HF\_to\_FLEXSPI* Attach FRO\_HF to FLEXSPI.  
*kPLL1\_to\_FLEXSPI* Attach PLL1 to FLEXSPI.  
*kNONE\_to\_FLEXSPI* Attach NONE to FLEXSPI.  
*kPLL0\_to\_PLLCLKDIV* Attach PLL0 to PLLCLKDIV.  
*kPLL1\_to\_PLLCLKDIV* Attach PLL1 to PLLCLKDIV.  
*kNONE\_to\_PLLCLKDIV* Attach NONE to PLLCLKDIV.  
*kMAIN\_CLK\_to\_I3CFCLK* Attach MAIN\_CLK to I3CFCLK.  
*kFRO\_HF\_DIV\_to\_I3CFCLK* Attach FRO\_HF\_DIV to I3CFCLK.  
*kNONE\_to\_I3CFCLK* Attach NONE to I3CFCLK.  
*kI3CFCLKSEL\_to\_I3CFCLKSTC* Attach I3CFCLKSEL to I3CFCLKSTC.  
*kFRO1M\_to\_I3CFCLKSTC* Attach FRO1M to I3CFCLKSTC.  
*kNONE\_to\_I3CFCLKSTC* Attach NONE to I3CFCLKSTC.  
*kMAIN\_CLK\_to\_DMIC* Attach MAIN\_CLK to DMIC.  
*kPLL0\_to\_DMIC* Attach PLL0 to DMIC.  
*kEXT\_CLK\_to\_DMIC* Attach EXT\_CLK to DMIC.  
*kFRO\_HF\_to\_DMIC* Attach FRO\_HF to DMIC.  
*kPLL1\_to\_DMIC* Attach PLL1 to DMIC.  
*kMCLK\_IN\_to\_DMIC* Attach MCLK\_IN to DMIC.  
*kNONE\_to\_DMIC* Attach NONE to DMIC.  
*kFRO32K\_to\_FCOSC32K* Attach FRO32K to FCOSC32K.  
*kXTAL32K\_to\_FCOSC32K* Attach XTAL32K to FCOSC32K.  
*kFRO32K\_to\_OSC32K* Attach FRO32K to OSC32K.  
*kXTAL32K\_to\_OSC32K* Attach XTAL32K to OSC32K.  
*kFRO32K\_to\_FC32K* Attach FRO32K to FC32K.  
*kXTAL32K\_to\_FC32K* Attach XTAL32K to FC32K.  
*kFRO32K\_to\_OSTIMER* Attach FRO32K to OSTIMER.  
*kOSC32K\_to\_OSTIMER* Attach OSC32K to OSTIMER.  
*kFRO1M\_to\_OSTIMER* Attach FRO1M to OSTIMER.  
*kAHB\_CLK\_to\_OSTIMER* Attach AHB\_CLK to OSTIMER.  
*kNONE\_to\_NONE* Attach NONE to NONE.

#### 4.4.4 enum clock\_div\_name\_t

Enumerator

*kCLOCK\_DivSystickClk* SysTick Clock Divider.

*kCLOCK\_DivArmTrClkDiv* Trace Clock Divider.  
*kCLOCK\_DivCanClk* Can Clock Divider.  
*kCLOCK\_DivFlexFrg0* FRGCTRL0 register.  
*kCLOCK\_DivFlexFrg1* FRGCTRL1 register.  
*kCLOCK\_DivFlexFrg2* FRGCTRL2 register.  
*kCLOCK\_DivFlexFrg3* FRGCTRL3 register.  
*kCLOCK\_DivFlexFrg4* FRGCTRL4 register.  
*kCLOCK\_DivFlexFrg5* FRGCTRL5 register.  
*kCLOCK\_DivFlexFrg6* FRGCTRL6 register.  
*kCLOCK\_DivFlexFrg7* FRGCTRL7 register.  
*kCLOCK\_DivAhbClk* Ahb Clock Divider.  
*kCLOCK\_DivClkOut* Clk Out Divider.  
*kCLOCK\_DivFrohfClk* Frohf Divider.  
*kCLOCK\_DivWdtClk* Wdt Clock Divider.  
*kCLOCK\_DivAdc0Clk* Adc0 Clock Divider.  
*kCLOCK\_DivUsb0Clk* Usb0 Clock Divider.  
*kCLOCK\_DivMclk* Mclk Divider.  
*kCLOCK\_DivSctClk* Sct Clock Divider.  
*kCLOCK\_DivPllClk* Pll0 Clock Divider.  
*kCLOCK\_DivCtimer0Clk* Ctimer0 Clock Divider.  
*kCLOCK\_DivCtimer1Clk* Ctimer1 Clock Divider.  
*kCLOCK\_DivCtimer2Clk* Ctimer2 Clock Divider.  
*kCLOCK\_DivCtimer3Clk* Ctimer3 Clock Divider.  
*kCLOCK\_DivCtimer4Clk* Ctimer4 Clock Divider.  
*kCLOCK\_DivAdc1Clk* Adc1 Clock Divider.  
*kCLOCK\_DivDac0Clk* Dac0 Clock Divider.  
*kCLOCK\_DivDac1Clk* Dac1 Clock Divider.  
*kCLOCK\_DivDac2Clk* Dac2 Clock Divider.  
*kCLOCK\_DivFlexSpiClk* Flex Spi Clock Divider.  
*kCLOCK\_DivI3cFclkStc* I3c Fclk Stc Divider.  
*kCLOCK\_DivI3cFclkS* I3c Fclk S Divider.  
*kCLOCK\_DivI3cFclk* I3c Fclk Divider.  
*kCLOCK\_DivDmicClk* Dmic Clock Divider.  
*kCLOCK\_DivFlexcom0Clk* Flexcom0 Clock Divider.  
*kCLOCK\_DivFlexcom1Clk* Flexcom1 Clock Divider.  
*kCLOCK\_DivFlexcom2Clk* Flexcom2 Clock Divider.  
*kCLOCK\_DivFlexcom3Clk* Flexcom3 Clock Divider.  
*kCLOCK\_DivFlexcom4Clk* Flexcom4 Clock Divider.  
*kCLOCK\_DivFlexcom5Clk* Flexcom5 Clock Divider.  
*kCLOCK\_DivFlexcom6Clk* Flexcom6 Clock Divider.  
*kCLOCK\_DivFlexcom7Clk* Flexcom7 Clock Divider.

#### 4.4.5 enum ss\_progmodfm\_t

Enumerator

*kSS\_MF\_512* Nss = 512 (fm ? 3.9 - 7.8 kHz)  
*kSS\_MF\_384* Nss = 384 (fm ? 5.2 - 10.4 kHz)  
*kSS\_MF\_256* Nss = 256 (fm ? 7.8 - 15.6 kHz)  
*kSS\_MF\_128* Nss = 128 (fm ? 15.6 - 31.3 kHz)  
*kSS\_MF\_64* Nss = 64 (fm ? 32.3 - 64.5 kHz)  
*kSS\_MF\_32* Nss = 32 (fm ? 62.5- 125 kHz)  
*kSS\_MF\_24* Nss = 24 (fm ? 83.3- 166.6 kHz)  
*kSS\_MF\_16* Nss = 16 (fm ? 125- 250 kHz)

#### 4.4.6 enum ss\_progmoddp\_t

Enumerator

*kSS\_MR\_K0* k = 0 (no spread spectrum)  
*kSS\_MR\_K1* k = 1  
*kSS\_MR\_K1\_5* k = 1.5  
*kSS\_MR\_K2* k = 2  
*kSS\_MR\_K3* k = 3  
*kSS\_MR\_K4* k = 4  
*kSS\_MR\_K6* k = 6  
*kSS\_MR\_K8* k = 8

#### 4.4.7 enum ss\_modwvctrl\_t

Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

Enumerator

*kSS\_MC\_NOC* no compensation  
*kSS\_MC\_RECC* recommended setting  
*kSS\_MC\_MAXC* max. compensation

#### 4.4.8 enum pll\_error\_t

Enumerator

*kStatus\_PLL\_Success* PLL operation was successful.

*kStatus\_PLL\_OutputTooLow* PLL output rate request was too low.  
*kStatus\_PLL\_OutputTooHigh* PLL output rate request was too high.  
*kStatus\_PLL\_InputTooLow* PLL input rate is too low.  
*kStatus\_PLL\_InputTooHigh* PLL input rate is too high.  
*kStatus\_PLL\_OutsideIntLimit* Requested output rate isn't possible.  
*kStatus\_PLL\_CCOTooLow* Requested CCO rate isn't possible.  
*kStatus\_PLL\_CCOTooHigh* Requested CCO rate isn't possible.

#### 4.4.9 enum clock\_usbfs\_src\_t

Enumerator

*kCLOCK\_UsbfsSrcFro* Use FRO 96 MHz.  
*kCLOCK\_UsbfsSrcPll0* Use PLL0 output.  
*kCLOCK\_UsbfsSrcMainClock* Use Main clock.  
*kCLOCK\_UsbfsSrcPll1* Use PLL1 clock.  
*kCLOCK\_UsbfsSrcNone* this may be selected in order to reduce power when no output is needed.

#### 4.4.10 enum clock\_usb\_phy\_src\_t

Enumerator

*kCLOCK\_UsbPhySrcExt* Use external crystal.

### 4.5 Function Documentation

#### 4.5.1 static void CLOCK\_EnableClock ( clock\_ip\_name\_t *clk* ) [inline], [static]

Parameters

<i>clk</i>	: Clock to be enabled.
------------	------------------------

Returns

Nothing

#### 4.5.2 static void CLOCK\_DisableClock ( clock\_ip\_name\_t *clk* ) [inline], [static]

## Parameters

<i>clk</i>	: Clock to be Disabled.
------------	-------------------------

## Returns

Nothing

**4.5.3 status\_t CLOCK\_SetupFROClocking ( uint32\_t iFreq )**

## Parameters

<i>iFreq</i>	: Desired frequency (must be one of CLK_FRO_12MHZ or CLK_FRO_48MHZ or CLK_FRO_96MHZ)
--------------	--------------------------------------------------------------------------------------

## Returns

returns success or fail status.

**4.5.4 void CLOCK\_SetFLASHAccessCyclesForFreq ( uint32\_t system\_freq\_hz )**

## Parameters

<i>system_freq_hz</i> :	Input frequency
-------------------------	-----------------

## Returns

Nothing

**4.5.5 status\_t CLOCK\_SetupExtClocking ( uint32\_t iFreq )**

## Parameters

---

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---------------------------------------------------------

Returns

returns success or fail status.

#### 4.5.6 **status\_t CLOCK\_SetupI2SMClkClocking ( uint32\_t *iFreq* )**

Parameters

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---------------------------------------------------------

Returns

returns success or fail status.

#### 4.5.7 **void CLOCK\_AttachClk ( clock\_attach\_id\_t *connection* )**

Parameters

<i>connection</i>	: Clock to be configured.
-------------------	---------------------------

Returns

Nothing

#### 4.5.8 **clock\_attach\_id\_t CLOCK\_GetClockAttachId ( clock\_attach\_id\_t *attachId* )**

Parameters

<i>attachId</i>	: Clock attach id to get.
-----------------	---------------------------

Returns

Clock source value.

#### 4.5.9 **void CLOCK\_SetClkDiv ( clock\_div\_name\_t *div\_name*, uint32\_t *divided\_by\_value*, bool *reset* )**

## Parameters

<i>div_name</i>	: Clock divider name
<i>divided_by_value,:</i>	Value to be divided
<i>reset</i>	: Whether to reset the divider counter.

## Returns

Nothing

#### 4.5.10 uint32\_t CLOCK\_GetFreq ( clock\_name\_t *clockName* )

## Returns

Frequency of selected clock

#### 4.5.11 uint32\_t CLOCK\_GetFro12MFreq ( void )

## Returns

Frequency of FRO 12MHz

#### 4.5.12 uint32\_t CLOCK\_GetFro1MFreq ( void )

## Returns

Frequency of FRO 1MHz

#### 4.5.13 uint32\_t CLOCK\_GetClockOutClkFreq ( void )

## Returns

Frequency of ClockOut

#### 4.5.14 uint32\_t CLOCK\_GetMCanClkFreq ( void )

## Returns

Frequency of Can.



**4.5.15 uint32\_t CLOCK\_GetAdcClkFreq ( uint32\_t *id* )**

Returns

Frequency of Adc.

**4.5.16 uint32\_t CLOCK\_GetUsb0ClkFreq ( void )**

Returns

Frequency of Usb0 Clock.

**4.5.17 uint32\_t CLOCK\_GetMclkClkFreq ( void )**

Returns

Frequency of MClk Clock.

**4.5.18 uint32\_t CLOCK\_GetSctClkFreq ( void )**

Returns

Frequency of SCTimer Clock.

**4.5.19 uint32\_t CLOCK\_GetExtClkFreq ( void )**

Returns

Frequency of External Clock. If no external clock is used returns 0.

**4.5.20 uint32\_t CLOCK\_GetWdtClkFreq ( void )**

Returns

Frequency of Watchdog

**4.5.21 uint32\_t CLOCK\_GetFroHfFreq ( void )**

Returns

Frequency of High-Freq output of FRO

**4.5.22 uint32\_t CLOCK\_GetPll0OutFreq ( void )**

Returns

Frequency of PLL

**4.5.23 uint32\_t CLOCK\_GetPll1OutFreq ( void )**

Returns

Frequency of PLL

**4.5.24 uint32\_t CLOCK\_GetPllClkDivFreq ( void )**

Returns

Frequency of PLL\_CLK\_DIV

**4.5.25 uint32\_t CLOCK\_GetOsc32KFreq ( void )**

Returns

Frequency of 32kHz osc

**4.5.26 uint32\_t CLOCK\_GetFC32KFreq ( void )**

Returns

Frequency of Flexcomm 32kHz osc

**4.5.27 uint32\_t CLOCK\_GetCoreSysClkFreq ( void )**

Returns

Frequency of Core System

**4.5.28 uint32\_t CLOCK\_GetI2SMClkFreq ( void )**

Returns

Frequency of I2S MCLK Clock

**4.5.29 uint32\_t CLOCK\_GetFrgFreq ( uint32\_t *id* )**

Returns

Frequency of FRG Clock

**4.5.30 uint32\_t CLOCK\_GetFlexCommClkFreq ( uint32\_t *id* )**

Returns

Frequency of FlexComm Clock

**4.5.31 uint32\_t CLOCK\_GetHsLspiClkFreq ( void )**

Returns

Frequency of High speed SPI Clock

**4.5.32 uint32\_t CLOCK\_GetCTimerClkFreq ( uint32\_t *id* )**

Returns

Frequency of CTimer functional Clock

**4.5.33 uint32\_t CLOCK\_GetSystickClkFreq ( void )**

Returns

Frequency of Systick Clock

**4.5.34 uint32\_t CLOCK\_GetFlexSpiClkFreq ( void )**

Returns

Frequency of FlexSPI Clock

**4.5.35 uint32\_t CLOCK\_GetDmicClkFreq ( void )**

Returns

Frequency of DMIC Clock

**4.5.36 uint32\_t CLOCK\_GetDacClkFreq ( uint32\_t *id* )**

Returns

Frequency of DAC Clock

**4.5.37 uint32\_t CLOCK\_GetI3cSTCClkFreq ( void )**

Returns

Frequency of I3C function slow TC Clock

**4.5.38 uint32\_t CLOCK\_GetI3cSClkFreq ( void )**

Returns

Frequency of I3C function slow Clock

**4.5.39 uint32\_t CLOCK\_GetI3cClkFreq ( void )**

Returns

Frequency of I3C function Clock

**4.5.40 uint32\_t CLOCK\_GetPLL0InClockRate ( void )**

Returns

PLL0 input clock rate

**4.5.41 uint32\_t CLOCK\_GetPLL1InClockRate ( void )**

Returns

PLL1 input clock rate

**4.5.42 uint32\_t CLOCK\_GetPLL0OutClockRate ( bool *recompute* )**

Parameters

<i>recompute</i>	: Forces a PLL rate recomputation if true
------------------	-------------------------------------------

Returns

PLL0 output clock rate

Note

The PLL rate is cached in the driver in a variable as the rate computation function can take some time to perform. It is recommended to use 'false' with the 'recompute' parameter.

**4.5.43 uint32\_t CLOCK\_GetPLL1OutClockRate ( bool *recompute* )**

## Parameters

<i>recompute</i>	: Forces a PLL rate recomputation if true
------------------	-------------------------------------------

## Returns

PLL1 output clock rate

## Note

The PLL rate is cached in the driver in a variable as the rate computation function can take some time to perform. It is recommended to use 'false' with the 'recompute' parameter.

#### 4.5.44 **\_\_STATIC\_INLINE void CLOCK\_SetBypassPLL0 ( bool *bypass* )**

*bypass* : true to bypass PLL0 (PLL0 output = PLL0 input, false to disable bypass)

## Returns

PLL0 output clock rate

#### 4.5.45 **\_\_STATIC\_INLINE void CLOCK\_SetBypassPLL1 ( bool *bypass* )**

*bypass* : true to bypass PLL1 (PLL1 output = PLL1 input, false to disable bypass)

## Returns

PLL1 output clock rate

#### 4.5.46 **\_\_STATIC\_INLINE bool CLOCK\_IsPLL0Locked ( void )**

## Returns

true if the PLL is locked, false if not locked

#### 4.5.47 **\_\_STATIC\_INLINE bool CLOCK\_IsPLL1Locked ( void )**

## Returns

true if the PLL1 is locked, false if not locked

#### 4.5.48 **void CLOCK\_SetStoredPLL0ClockRate ( uint32\_t *rate* )**

## Parameters

<i>rate</i> ,:	Current rate of the PLL0
----------------	--------------------------

## Returns

Nothing

#### 4.5.49 uint32\_t CLOCK\_GetPLL0OutFromSetup ( pll\_setup\_t \* *pSetup* )

## Parameters

<i>pSetup</i>	: Pointer to a PLL setup structure
---------------	------------------------------------

## Returns

System PLL output clock rate the setup structure will generate

#### 4.5.50 uint32\_t CLOCK\_GetPLL1OutFromSetup ( pll\_setup\_t \* *pSetup* )

## Parameters

<i>pSetup</i>	: Pointer to a PLL setup structure
---------------	------------------------------------

## Returns

PLL0 output clock rate the setup structure will generate

#### 4.5.51 pll\_error\_t CLOCK\_SetupPLL0Data ( pll\_config\_t \* *pControl*, pll\_setup\_t \* *pSetup* )

## Parameters

---

<i>pControl</i>	: Pointer to populated PLL control structure to generate setup with
<i>pSetup</i>	: Pointer to PLL setup structure to be filled

Returns

PLL\_ERROR\_SUCCESS on success, or PLL setup error code

Note

Actual frequency for setup may vary from the desired frequency based on the accuracy of input clocks, rounding, non-fractional PLL mode, etc.

#### 4.5.52 **pll\_error\_t** CLOCK\_SetupPLL0Prec ( **pll\_setup\_t** \* *pSetup*, **uint32\_t** *flagcfg* )

Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
<i>flagcfg</i>	: Flag configuration for PLL config structure

Returns

PLL\_ERROR\_SUCCESS on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

#### 4.5.53 **pll\_error\_t** CLOCK\_SetPLL0Freq ( **const pll\_setup\_t** \* *pSetup* )



## Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
---------------	--------------------------------------------

## Returns

kStatus\_PLL\_Success on success, or PLL setup error code

## Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

#### 4.5.54 **pll\_error\_t** CLOCK\_SetPLL1Freq ( **const** pll\_setup\_t \* *pSetup* )

## Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
---------------	--------------------------------------------

## Returns

kStatus\_PLL\_Success on success, or PLL setup error code

## Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

#### 4.5.55 **void** CLOCK\_SetupPLL0Mult ( uint32\_t *multiply\_by*, uint32\_t *input\_freq* )

## Parameters

<i>multiply_by</i>	: multiplier
<i>input_freq</i>	: Clock input frequency of the PLL

## Returns

Nothing

## Note

Unlike the `Chip_Clock_SetupSystemPLLPrec()` function, this function does not disable or enable PLL power, wait for PLL lock, or adjust system voltages. These must be done in the application. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

#### 4.5.56 **static void CLOCK\_DisableUsbDevicefs0Clock ( clock\_ip\_name\_t *clk* )** **[inline], [static]**

Disable USB clock.

#### 4.5.57 **bool CLOCK\_EnableUsbfs0DeviceClock ( clock\_usbfs\_src\_t *src*, uint32\_t *freq* )**

## Parameters

<i>src</i>	: clock source
<i>freq</i> ,:	clock frequency Enable USB Device Full Speed clock.

#### 4.5.58 **bool CLOCK\_EnableUsbfs0HostClock ( clock\_usbfs\_src\_t *src*, uint32\_t *freq* )**

## Parameters

<i>src</i>	: clock source
<i>freq</i> ,:	clock frequency Enable USB HOST Full Speed clock.

#### 4.5.59 void CLOCK\_EnableOstimer32kClock ( void )

Returns

Nothing

#### 4.5.60 void CLOCK\_XtalHfCapabankTrim ( int32\_t *pi32\_hfXtalIec-LoadpF\_x100*, int32\_t *pi32\_hfXtalPPcbParCappF\_x100*, int32\_t *pi32\_hfXtalNPcbParCappF\_x100* )

Parameters

<i>pi32_hfXtalIec-LoadpF_x100</i>	Load capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_hfXtalPPcbParCappF_x100</i>	PCB +ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_hfXtalNPcbParCappF_x100</i>	PCB -ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120

Returns

none

Note

Following default Values can be used: *pi32\_32MfXtalIecLoadpF\_x100* Load capacitance, pF x 100 : 600 *pi32\_32MfXtalPPcbParCappF\_x100* PCB +ve parasitic capacitance, pF x 100 : 20 *pi32\_32MfXtalNPcbParCappF\_x100* PCB -ve parasitic capacitance, pF x 100 : 40

#### 4.5.61 void CLOCK\_Xtal32khzCapabankTrim ( int32\_t *pi32\_32kfXtalIec-LoadpF\_x100*, int32\_t *pi32\_32kfXtalPPcbParCappF\_x100*, int32\_t *pi32\_32kfXtalNPcbParCappF\_x100* )

## Parameters

<i>pi32_32kfXtal-IecLoadpF_x100</i>	Load capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_32kfXtal-PPcbParCappF_x100</i>	PCB +ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_32kfXtal-NPcbParCappF_x100</i>	PCB -ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120

## Returns

none

## Note

Following default Values can be used: pi32\_32kfXtalIecLoadpF\_x100 Load capacitance, pF x 100 : 600 pi32\_32kfXtalPPcbParCappF\_x100 PCB +ve parasitic capacitance, pF x 100 : 40 pi32\_32kfXtalNPcbParCappF\_x100 PCB -ve parasitic capacitance, pF x 100 : 40

#### 4.5.62 void CLOCK\_FroHfTrim ( void )

## Returns

none

## Chapter 5

# ROMAPI Driver

### 5.1 Overview

The ROMAPI driver provides the functionalities to operate the internal and external Flash; In addition, security-related functions are also provided.

#### Modules

- [EFUSE Driver](#)
- [FLASH Driver](#)
- [FLEXSPI FLASH Driver](#)
- [IAP\\_FFR Driver](#)
- [MEM Driver](#)
- [NBOOT Driver](#)
- [NBOOT\\_HAL Driver](#)
- [RUNBOOTLOADER Driver](#)
- [SBLOADER Driver](#)

## 5.2 FLASH Driver

### 5.2.1 Overview

#### Files

- file [fsl\\_flash.h](#)

#### Data Structures

- struct [flash\\_ecc\\_log\\_t](#)  
*Flash ECC log info. [More...](#)*
- struct [flash\\_mode\\_config\\_t](#)  
*Flash controller paramter config. [More...](#)*
- struct [flash\\_ffr\\_config\\_t](#)  
*Flash controller paramter config. [More...](#)*
- struct [flash\\_config\\_t](#)  
*Flash driver state information. [More...](#)*

#### Enumerations

- enum [flash\\_property\\_tag\\_t](#) {  
[kFLASH\\_PropertyPflashSectorSize](#) = 0x00U,  
[kFLASH\\_PropertyPflashTotalSize](#) = 0x01U,  
[kFLASH\\_PropertyPflashBlockSize](#) = 0x02U,  
[kFLASH\\_PropertyPflashBlockCount](#) = 0x03U,  
[kFLASH\\_PropertyPflashBlockBaseAddr](#) = 0x04U,  
[kFLASH\\_PropertyPflashPageSize](#) = 0x30U,  
[kFLASH\\_PropertyPflashSystemFreq](#) = 0x31U,  
[kFLASH\\_PropertyFfrSectorSize](#) = 0x40U,  
[kFLASH\\_PropertyFfrTotalSize](#) = 0x41U,  
[kFLASH\\_PropertyFfrBlockBaseAddr](#) = 0x42U,  
[kFLASH\\_PropertyFfrPageSize](#) = 0x43U }  
*Enumeration for various flash properties.*
- enum [\\_flash\\_max\\_erase\\_page\\_value](#) { [kFLASH\\_MaxPagesToErase](#) = 100U }  
*Enumeration for flash max pages to erase.*
- enum [\\_flash\\_alignment\\_property](#) {  
[kFLASH\\_AlignementUnitVerifyErase](#) = 4U,  
[kFLASH\\_AlignementUnitProgram](#) = 512U,  
[kFLASH\\_AlignementUnitSingleWordRead](#) = 16U }  
*Enumeration for flash alignment property.*
- enum [\\_flash\\_read\\_ecc\\_option](#) { , [kFLASH\\_ReadWithEccOff](#) = 1U }  
*Enumeration for flash read ecc option.*
- enum [\\_flash\\_read\\_margin\\_option](#) {

```

kFLASH_ReadMarginNormal = 0U,
kFLASH_ReadMarginVsProgram = 1U,
kFLASH_ReadMarginVsErase = 2U,
kFLASH_ReadMarginIllegalBitCombination = 3U }

```

*Enumeration for flash read margin option.*

- enum `_flash_read_dmacc_option` {  
`kFLASH_ReadDmaccDisabled` = 0U,  
`kFLASH_ReadDmaccEnabled` = 1U }  
*Enumeration for flash read dmacc option.*
- enum `_flash_ramp_control_option` {  
`kFLASH_RampControlDivisionFactorReserved` = 0U,  
`kFLASH_RampControlDivisionFactor256` = 1U,  
`kFLASH_RampControlDivisionFactor128` = 2U,  
`kFLASH_RampControlDivisionFactor64` = 3U }  
*Enumeration for flash ramp control option.*

## Flash version

- enum `_flash_driver_version_constants` {  
`kFLASH_DriverVersionName` = 'F',  
`kFLASH_DriverVersionMajor` = 1,  
`kFLASH_DriverVersionMinor` = 0,  
`kFLASH_DriverVersionBugfix` = 1 }  
*Flash driver version for ROM.*
- #define `MAKE_VERSION`(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix))  
*Constructs the version number for drivers.*
- #define `FSL_FLASH_DRIVER_VERSION` (`MAKE_VERSION`(1, 0, 1))  
*Flash driver version for SDK.*

## Flash driver support feature

- #define `FSL_SUPPORT_ERASE_SECTOR_NON_BLOCKING` 1U  
*IAP driver support non-block erase function.*
- #define `FSL_FEATURE_SYSCON_HAS_FLASH_HIDING` 1U
- #define `FSL_FEATURE_SYSCON_HAS_CDPA` 1U

## flash status

- enum {
  - kStatus\_FLASH\_Success = MAKE\_STATUS(kStatusGroupGeneric, 0),
  - kStatus\_FLASH\_InvalidArgument = MAKE\_STATUS(kStatusGroupGeneric, 4),
  - kStatus\_FLASH\_SizeError = MAKE\_STATUS(kStatusGroupFlashDriver, 0),
  - kStatus\_FLASH\_AlignmentError,
  - kStatus\_FLASH\_AddressError = MAKE\_STATUS(kStatusGroupFlashDriver, 2),
  - kStatus\_FLASH\_AccessError,
  - kStatus\_FLASH\_ProtectionViolation,
  - kStatus\_FLASH\_CommandFailure,
  - kStatus\_FLASH\_UnknownProperty = MAKE\_STATUS(kStatusGroupFlashDriver, 6),
  - kStatus\_FLASH\_EraseKeyError = MAKE\_STATUS(kStatusGroupFlashDriver, 7),
  - kStatus\_FLASH\_RegionExecuteOnly,
  - kStatus\_FLASH\_ExecuteInRamFunctionNotReady,
  - kStatus\_FLASH\_CommandNotSupported = MAKE\_STATUS(kStatusGroupFlashDriver, 11),
  - kStatus\_FLASH\_ReadOnlyProperty = MAKE\_STATUS(kStatusGroupFlashDriver, 12),
  - kStatus\_FLASH\_InvalidPropertyValue,
  - kStatus\_FLASH\_InvalidSpeculationOption,
  - kStatus\_FLASH\_EccError,
  - kStatus\_FLASH\_CompareError,
  - kStatus\_FLASH\_RegulationLoss = MAKE\_STATUS(kStatusGroupFlashDriver, 0x12),
  - kStatus\_FLASH\_InvalidWaitStateCycles,
  - kStatus\_FLASH\_OutOfDateCfpaPage,
  - kStatus\_FLASH\_BlankIfrPageData = MAKE\_STATUS(kStatusGroupFlashDriver, 0x21),
  - kStatus\_FLASH\_EncryptedRegionsEraseNotDoneAtOnce,
  - kStatus\_FLASH\_ProgramVerificationNotAllowed,
  - kStatus\_FLASH\_HashCheckError,
  - kStatus\_FLASH\_SealedFfrRegion = MAKE\_STATUS(kStatusGroupFlashDriver, 0x25),
  - kStatus\_FLASH\_FfrRegionWriteBroken,
  - kStatus\_FLASH\_NmpaAccessNotAllowed,
  - kStatus\_FLASH\_CmpaCfgDirectEraseNotAllowed,
  - kStatus\_FLASH\_FfrBankIsLocked = MAKE\_STATUS(kStatusGroupFlashDriver, 0x29),
  - kStatus\_FLASH\_CfpaScratchPageInvalid,
  - kStatus\_FLASH\_CfpaVersionRollbackDisallowed,
  - kStatus\_FLASH\_ReadHidingAreaDisallowed,
  - kStatus\_FLASH\_ModifyProtectedAreaDisallowed,
  - kStatus\_FLASH\_CommandOperationInProgress }

*Flash driver status codes.*
- status\_t FLASH\_IsFlashAreaReadable (flash\_config\_t \*config, uint32\_t startAddress, uint32\_t lengthInBytes)
 

*Validates the given address range is loaded in the flash hiding region.*
- status\_t FLASH\_IsFlashAreaModifiable (flash\_config\_t \*config, uint32\_t startAddress, uint32\_t lengthInBytes)
 

*Validates the given address range is loaded in the Flash firewall page locked region.*



- #define **kStatusGroupGeneric** 0  
*Flash driver status group.*
- #define **kStatusGroupFlashDriver** 1
- #define **MAKE\_STATUS**(group, code) (((group)\*100) + (code)))  
*Constructs a status code value from a group and a code number.*

## Flash API key

- enum **\_flash\_driver\_api\_keys** { **kFLASH\_ApiEraseKey** = FOUR\_CHAR\_CODE('l', 'f', 'e', 'k') }  
*Enumeration for Flash driver API keys.*
- #define **FOUR\_CHAR\_CODE**(a, b, c, d) (((d) << 24) | ((c) << 16) | ((b) << 8) | ((a)))  
*Constructs the four character code for the Flash driver API key.*

## Initialization

- **status\_t FLASH\_Init** (**flash\_config\_t** \*config)  
*Initializes the global flash properties structure members.*

## Erasing

- **status\_t FLASH\_Erase** (**flash\_config\_t** \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)  
*Erases the flash sectors encompassed by parameters passed into function.*
- **status\_t FLASH\_EraseNonBlocking** (**flash\_config\_t** \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)  
*Non-blocking Erases the flash sectors encompassed by parameters passed into function.*

## Programming

- **status\_t FLASH\_Program** (**flash\_config\_t** \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs flash with data at locations passed in through parameters.*

## Reading

- **status\_t FLASH\_Read** (**flash\_config\_t** \*config, uint32\_t start, uint8\_t \*dest, uint32\_t lengthInBytes)  
*Reads flash at locations passed in through parameters.*

## Verification

- **status\_t FLASH\_VerifyErase** (**flash\_config\_t** \*config, uint32\_t start, uint32\_t lengthInBytes)  
*Verifies an erasure of the desired flash area at a specified margin level.*

- `status_t FLASH_VerifyProgram` (`flash_config_t *config`, `uint32_t start`, `uint32_t lengthInBytes`, `const uint8_t *expectedData`, `uint32_t *failedAddress`, `uint32_t *failedData`)  
*Verifies programming of the desired flash area at a specified margin level.*

## Properties

- `status_t FLASH_GetProperty` (`flash_config_t *config`, `flash_property_tag_t whichProperty`, `uint32_t *value`)  
*Returns the desired flash property.*

## command status

- `status_t FLASH_GetCommandState` (`flash_config_t *config`)  
*Get flash command execute status.*

## 5.2.2 Data Structure Documentation

### 5.2.2.1 struct flash\_ecc\_log\_t

### 5.2.2.2 struct flash\_mode\_config\_t

### 5.2.2.3 struct flash\_ffr\_config\_t

### 5.2.2.4 struct flash\_config\_t

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

## Data Fields

- `uint32_t PFlashBlockBase`  
*A base address of the first PFlash block.*
- `uint32_t PFlashTotalSize`  
*The size of the combined PFlash block.*
- `uint32_t PFlashBlockCount`  
*A number of PFlash blocks.*
- `uint32_t PFlashPageSize`  
*The size in bytes of a page of PFlash.*
- `uint32_t PFlashSectorSize`  
*The size in bytes of a sector of PFlash.*

## Field Documentation

- (1) `uint32_t flash_config_t::PFlashTotalSize`
- (2) `uint32_t flash_config_t::PFlashBlockCount`
- (3) `uint32_t flash_config_t::PFlashPageSize`
- (4) `uint32_t flash_config_t::PFlashSectorSize`

## 5.2.3 Macro Definition Documentation

**5.2.3.1** `#define MAKE_VERSION( major, minor, bugfix ) (((major) << 16) | ((minor) << 8) | (bugfix))`

**5.2.3.2** `#define FSL_FLASH_DRIVER_VERSION (MAKE_VERSION(1, 0, 1))`

Version 1.0.1.

**5.2.3.3** `#define kStatusGroupGeneric 0`

**5.2.3.4** `#define MAKE_STATUS( group, code ) (((group)*100) + (code))`

**5.2.3.5** `#define FOUR_CHAR_CODE( a, b, c, d ) (((d) << 24) | ((c) << 16) | ((b) << 8) | ((a)))`

## 5.2.4 Enumeration Type Documentation

### 5.2.4.1 `enum _flash_driver_version_constants`

Enumerator

*kFLASH\_DriverVersionName* Flash driver version name.  
*kFLASH\_DriverVersionMajor* Major flash driver version.  
*kFLASH\_DriverVersionMinor* Minor flash driver version.  
*kFLASH\_DriverVersionBugfix* Bugfix for flash driver version.

### 5.2.4.2 `anonymous enum`

Enumerator

*kStatus\_FLASH\_Success* API is executed successfully.  
*kStatus\_FLASH\_InvalidArgument* Invalid argument.  
*kStatus\_FLASH\_SizeError* Error size.  
*kStatus\_FLASH\_AlignmentError* Parameter is not aligned with the specified baseline.  
*kStatus\_FLASH\_AddressError* Address is out of range.

***kStatus\_FLASH\_AccessError*** Invalid instruction codes and out-of bound addresses.

***kStatus\_FLASH\_ProtectionViolation*** The program/erase operation is requested to execute on protected areas.

***kStatus\_FLASH\_CommandFailure*** Run-time error during command execution.

***kStatus\_FLASH\_UnknownProperty*** Unknown property.

***kStatus\_FLASH\_EraseKeyError*** API erase key is invalid.

***kStatus\_FLASH\_RegionExecuteOnly*** The current region is execute-only.

***kStatus\_FLASH\_ExecuteInRamFunctionNotReady*** Execute-in-RAM function is not available.

***kStatus\_FLASH\_CommandNotSupported*** Flash API is not supported.

***kStatus\_FLASH\_ReadOnlyProperty*** The flash property is read-only.

***kStatus\_FLASH\_InvalidPropertyValue*** The flash property value is out of range.

***kStatus\_FLASH\_InvalidSpeculationOption*** The option of flash prefetch speculation is invalid.

***kStatus\_FLASH\_EccError*** A correctable or uncorrectable error during command execution.

***kStatus\_FLASH\_CompareError*** Destination and source memory contents do not match.

***kStatus\_FLASH\_RegulationLoss*** A loss of regulation during read.

***kStatus\_FLASH\_InvalidWaitStateCycles*** The wait state cycle set to r/w mode is invalid.

***kStatus\_FLASH\_OutOfDateCfpaPage*** CFPA page version is out of date.

***kStatus\_FLASH\_BlankIfrPageData*** Blank page cannot be read.

***kStatus\_FLASH\_EncryptedRegionsEraseNotDoneAtOnce*** Encrypted flash subregions are not erased at once.

***kStatus\_FLASH\_ProgramVerificationNotAllowed*** Program verification is not allowed when the encryption is enabled.

***kStatus\_FLASH\_HashCheckError*** Hash check of page data is failed.

***kStatus\_FLASH\_SealedFfrRegion*** The FFR region is sealed.

***kStatus\_FLASH\_FfrRegionWriteBroken*** The FFR Spec region is not allowed to be written discontinuously.

***kStatus\_FLASH\_NmpaAccessNotAllowed*** The NMPA region is not allowed to be read/written/erased.

***kStatus\_FLASH\_CmpaCfgDirectEraseNotAllowed*** The CMPA Cfg region is not allowed to be erased directly.

***kStatus\_FLASH\_FfrBankIsLocked*** The FFR bank region is locked.

***kStatus\_FLASH\_CfpaScratchPageInvalid*** CFPA Scratch Page is invalid.

***kStatus\_FLASH\_CfpaVersionRollbackDisallowed*** CFPA version rollback is not allowed.

***kStatus\_FLASH\_ReadHidingAreaDisallowed*** Flash hiding read is not allowed.

***kStatus\_FLASH\_ModifyProtectedAreaDisallowed*** Flash firewall page locked erase and program are not allowed.

***kStatus\_FLASH\_CommandOperationInProgress*** The flash state is busy, indicate that a flash command in progress.

#### 5.2.4.3 enum \_flash\_driver\_api\_keys

## Note

The resulting value is built with a byte order such that the string being readable in expected order when viewed in a hex editor, if the value is treated as a 32-bit little endian value.

## Enumerator

***kFLASH\_ApiEraseKey*** Key value used to validate all flash erase APIs.

## 5.2.4.4 enum flash\_property\_tag\_t

## Enumerator

***kFLASH\_PropertyPflashSectorSize*** Pflash sector size property.  
***kFLASH\_PropertyPflashTotalSize*** Pflash total size property.  
***kFLASH\_PropertyPflashBlockSize*** Pflash block size property.  
***kFLASH\_PropertyPflashBlockCount*** Pflash block count property.  
***kFLASH\_PropertyPflashBlockBaseAddr*** Pflash block base address property.  
***kFLASH\_PropertyPflashPageSize*** Pflash page size property.  
***kFLASH\_PropertyPflashSystemFreq*** System Frequency System Frequency.  
***kFLASH\_PropertyFfrSectorSize*** FFR sector size property.  
***kFLASH\_PropertyFfrTotalSize*** FFR total size property.  
***kFLASH\_PropertyFfrBlockBaseAddr*** FFR block base address property.  
***kFLASH\_PropertyFfrPageSize*** FFR page size property.

## 5.2.4.5 enum \_flash\_max\_erase\_page\_value

## Enumerator

***kFLASH\_MaxPagesToErase*** The max value in pages to erase.

## 5.2.4.6 enum \_flash\_alignment\_property

## Enumerator

***kFLASH\_AlignementUnitVerifyErase*** The alignment unit in bytes used for verify erase operation.  
***kFLASH\_AlignementUnitProgram*** The alignment unit in bytes used for program operation.  
***kFLASH\_AlignementUnitSingleWordRead*** The alignment unit in bytes used for verify program operation. The alignment unit in bytes used for SingleWordRead command.

## 5.2.4.7 enum \_flash\_read\_ecc\_option

## Enumerator

***kFLASH\_ReadWithEccOff*** ECC is on.

### 5.2.4.8 enum \_flash\_read\_margin\_option

Enumerator

*kFLASH\_ReadMarginNormal* Normal read.  
*kFLASH\_ReadMarginVsProgram* Margin vs. program  
*kFLASH\_ReadMarginVsErase* Margin vs. erase  
*kFLASH\_ReadMarginIllegalBitCombination* Illegal bit combination.

### 5.2.4.9 enum \_flash\_read\_dmacc\_option

Enumerator

*kFLASH\_ReadDmaccDisabled* Memory word.  
*kFLASH\_ReadDmaccEnabled* DMACC word.

### 5.2.4.10 enum \_flash\_ramp\_control\_option

Enumerator

*kFLASH\_RampControlDivisionFactorReserved* Reserved.  
*kFLASH\_RampControlDivisionFactor256*  $\text{clk48mhz} / 256 = 187.5\text{KHz}$   
*kFLASH\_RampControlDivisionFactor128*  $\text{clk48mhz} / 128 = 375\text{KHz}$   
*kFLASH\_RampControlDivisionFactor64*  $\text{clk48mhz} / 64 = 750\text{KHz}$

## 5.2.5 Function Documentation

### 5.2.5.1 status\_t FLASH\_Init ( flash\_config\_t \* config )

This function checks and initializes the Flash module for the other Flash APIs.

Parameters

<i>config</i>	Pointer to the storage for the driver runtime state.
---------------	------------------------------------------------------

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
------------------------------	--------------------------------

<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.

### 5.2.5.2 status\_t FLASH\_Erase ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key )

This function erases the appropriate number of flash sectors based on the desired start address and length.

Parameters

<i>config</i>	The pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be erased. NOTE: The start address need to be 4 Bytes-aligned.
<i>lengthInBytes</i>	The length, given in bytes need be 4 Bytes-aligned.
<i>key</i>	The value used to validate all flash erase APIs.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	The parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_AddressError</i>	The address is out of range.

<i>kStatus_FLASH_Erase-KeyError</i>	The API erase key is invalid.
<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	Flash firewall page locked erase and program are not allowed
<i>kStatus_FLASH-CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH-CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH-RegulationLoss</i>	A loss of regulation during read.

### 5.2.5.3 status\_t FLASH\_EraseNonBlocking ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key )

This is a non-blocking function, which returns right away. This function erases the appropriate number of flash sectors based on the desired start address and length, and get the command execute status from the "FLASH\_GetCommandState".

Parameters

<i>config</i>	The pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be erased. NOTE: The start address need be 4 Bytes-aligned.
<i>lengthInBytes</i>	The length, given in bytes need be 4 Bytes-aligned.
<i>key</i>	The value used to validate all flash erase APIs.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_Invalid-Argument</i>	An invalid argument is provided.
<i>kStatus_FLASH-AlignmentError</i>	The parameter is not aligned with the specified baseline.



<i>kStatus_FLASH_Address-Error</i>	The address is out of range.
<i>kStatus_FLASH_Erase-KeyError</i>	The API erase key is invalid.
<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	Flash firewall page locked erase and program are not allowed

#### 5.2.5.4 status\_t FLASH\_Program ( flash\_config\_t \* *config*, uint32\_t *start*, uint8\_t \* *src*, uint32\_t *lengthInBytes* )

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be programmed. Must be word-aligned.
<i>src</i>	A pointer to the source buffer of data that is to be programmed into the flash.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_Invalid-Argument</i>	An invalid argument is provided.
<i>kStatus_FLASH_-AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_Access-Error</i>	Invalid instruction codes and out-of bounds addresses.

<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	Flash firewall page locked erase and program are not allowed
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.

#### 5.2.5.5 status\_t FLASH\_Read ( flash\_config\_t \* config, uint32\_t start, uint8\_t \* dest, uint32\_t lengthInBytes )

This function read the flash memory from a given flash area as determined by the start address and the length.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be read.
<i>dest</i>	A pointer to the dest buffer of data that is to be read from the flash.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be read.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_Invalid-Argument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_Address-Error</i>	Address is out of range.

<i>kStatus_FLASH_Read-HidingAreaDisallowed</i>	Flash hiding read is not allowed
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.

#### 5.2.5.6 status\_t FLASH\_VerifyErase ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes )

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be verified. The start address does not need to be sector-aligned but must be word-aligned.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.
<i>margin</i>	Read margin choice.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_Invalid-Argument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with specified baseline.

<i>kStatus_FLASH_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH-CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH-CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH-CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH-RegulationLoss</i>	A loss of regulation during read.
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.

#### 5.2.5.7 **status\_t FLASH\_VerifyProgram ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, const uint8\_t \* *expectedData*, uint32\_t \* *failedAddress*, uint32\_t \* *failedData* )**

This function verifies the data programed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be verified. Must be word-aligned.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.
<i>expectedData</i>	A pointer to the expected data that is to be verified against.
<i>margin</i>	Read margin choice.
<i>failedAddress</i>	A pointer to the returned failing address.
<i>failedData</i>	A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
------------------------------	--------------------------------

<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with specified baseline.
<i>kStatus_FLASH_AddressError</i>	Address is out of range.
<i>kStatus_FLASH_AccessError</i>	Invalid instruction codes and out-of bounds addresses.
<i>kStatus_FLASH_ReadHidingAreaDisallowed</i>	Flash hiding read is not allowed
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.

#### 5.2.5.8 status\_t FLASH\_GetProperty ( flash\_config\_t \* *config*, flash\_property\_tag\_t *whichProperty*, uint32\_t \* *value* )

##### Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>whichProperty</i>	The desired property from the list of properties in enum flash_property_tag_t
<i>value</i>	A pointer to the value returned for the desired flash property.

##### Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.

<i>kStatus_FLASH_UnknownProperty</i>	An unknown property tag.
--------------------------------------	--------------------------

#### 5.2.5.9 **status\_t FLASH\_IsFlashAreaReadable ( flash\_config\_t \* *config*, uint32\_t *startAddress*, uint32\_t *lengthInBytes* )**

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>startAddress</i>	The start address of the desired flash memory to be verified.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be verified.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_ReadHidingAreaDisallowed</i>	Flash hiding read is not allowed.

#### 5.2.5.10 **status\_t FLASH\_IsFlashAreaModifiable ( flash\_config\_t \* *config*, uint32\_t *startAddress*, uint32\_t *lengthInBytes* )**

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>startAddress</i>	The start address of the desired flash memory to be verified.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be verified.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.

<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	Flash hiding read is not allowed.
-----------------------------------------------------	-----------------------------------

#### 5.2.5.11 status\_t FLASH\_GetCommandState ( flash\_config\_t \* config )

This function is used to obtain the status after the command "FLASH\_EraseNonBlocking" is executed.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
---------------	--------------------------------------------------------

Return values

<i>kStatus_FLASH_CommandOperationInProgress</i>	Indicate that a flash command in progress.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.
<i>kStatus_FLASH_Success</i>	API was executed successfully.

## 5.3 IAP\_FFR Driver

### 5.3.1 Overview

#### Files

- file `fsl_flash_ffr.h`

#### Macros

- #define `ALIGN_DOWN(x, a)` `((x) & (uint32_t)(-((int32_t)(a))))`  
*Alignment(down) utility.*
- #define `ALIGN_UP(x, a)` `(-((int32_t)((uint32_t)(-((int32_t)(x))) & (uint32_t)(-((int32_t)(a))))))`  
*Alignment(up) utility.*

#### Enumerations

- enum `flash_ffr_page_offset` {  
`kFfrPageOffset_CFPA` = 0U,  
`kFfrPageOffset_CFPA_Scratch` = 0U,  
`kFfrPageOffset_CFPA_CfgPing` = 1U,  
`kFfrPageOffset_CFPA_CfgPong` = 2U,  
`kFfrPageOffset_CMPA` = 3U,  
`kFfrPageOffset_CMPA_Cfg` = 3U,  
`kFfrPageOffset_CMPA_Key` = 4U,  
`kFfrPageOffset_NMPA` = 7U,  
`kFfrPageOffset_NMPA_Romcp` = 7U,  
`kFfrPageOffset_NMPA_Repair` = 9U,  
`kFfrPageOffset_NMPA_Cfg` = 15U,  
`kFfrPageOffset_NMPA_End` = 16U }
- enum `flash_ffr_page_num` {  
`kFfrPageNum_CFPA` = 3U,  
`kFfrPageNum_CMPA` = 4U,  
`kFfrPageNum_NMPA` = 13U }

#### FFR APIs

- `status_t FFR_Init (flash_config_t *config)`  
*Initializes the global FFR properties structure members.*
- `status_t FFR_Lock (flash_config_t *config)`  
*Enable firewall for all flash banks.*
- `status_t FFR_SecLibInit (flash_config_t *config, uint32_t *context)`  
*Initialize the Security Library for FFR driver.*
- `status_t FFR_InfieldPageWrite (flash_config_t *config, uint8_t *page_data, uint32_t valid_len)`



- APIs to access CFPA pages.
- [status\\_t FFR\\_GetCustomerInfieldData](#) ([flash\\_config\\_t](#) \*config, [uint8\\_t](#) \*pData, [uint32\\_t](#) offset, [uint32\\_t](#) len)
- APIs to access CFPA pages.
- [status\\_t FFR\\_CustFactoryPageWrite](#) ([flash\\_config\\_t](#) \*config, [uint8\\_t](#) \*page\_data, bool seal\_part)
- APIs to access CMPA pages.
- [status\\_t FFR\\_GetCustomerData](#) ([flash\\_config\\_t](#) \*config, [uint8\\_t](#) \*pData, [uint32\\_t](#) offset, [uint32\\_t](#) len)
- APIs to access CMPA page.
- [status\\_t FFR\\_GetCustKeystoreData](#) ([flash\\_config\\_t](#) \*config, [uint8\\_t](#) \*pData, [uint32\\_t](#) offset, [uint32\\_t](#) len)
- The API is used for getting the customer key store data from the customer key store region(0x3e400 - 0x3e600), and the API should be called after the FLASH\_Init and FFR\_Init.
- [status\\_t FFR\\_CustKeystoreWrite](#) ([flash\\_config\\_t](#) \*config, [ffr\\_key\\_store\\_t](#) \*pKeyStore)
- This routine writes the 3 pages allocated for Key store data.
- [status\\_t FFR\\_GetUUID](#) ([flash\\_config\\_t](#) \*config, [uint8\\_t](#) \*uuid)
- APIs to access CMPA page.

## 5.3.2 Macro Definition Documentation

5.3.2.1 **#define ALIGN\_DOWN( x, a ) ((x) & (uint32\_t)(-((int32\_t)(a))))**

5.3.2.2 **#define ALIGN\_UP( x, a ) (-((int32\_t)((uint32\_t)(-((int32\_t)(x))) & (uint32\_t)(-((int32\_t)(a))))))**

## 5.3.3 Enumeration Type Documentation

### 5.3.3.1 enum flash\_ffr\_page\_offset

Enumerator

**kFfrPageOffset\_CFPA** Customer In-Field programmed area.  
**kFfrPageOffset\_CFPA\_Scratch** CFPA Scratch page.  
**kFfrPageOffset\_CFPA\_CfgPing** CFPA Configuration area (Ping page)  
**kFfrPageOffset\_CFPA\_CfgPong** Same as CFPA page (Pong page)  
**kFfrPageOffset\_CMPA** Customer Manufacturing programmed area.  
**kFfrPageOffset\_CMPA\_Cfg** CMPA Configuration area (Part of CMPA)  
**kFfrPageOffset\_CMPA\_Key** Key Store area (Part of CMPA)  
**kFfrPageOffset\_NMPA** NXP Manufacturing programmed area.  
**kFfrPageOffset\_NMPA\_Romcp** ROM patch area (Part of NMPA)  
**kFfrPageOffset\_NMPA\_Repair** Repair area (Part of NMPA)  
**kFfrPageOffset\_NMPA\_Cfg** NMPA configuration area (Part of NMPA)  
**kFfrPageOffset\_NMPA\_End** Reserved (Part of NMPA)

### 5.3.3.2 enum flash\_ffr\_page\_num

Enumerator

***kFfrPageNum\_CFPA*** Customer In-Field programmed area.  
***kFfrPageNum\_CMPA*** Customer Manufacturing programmed area.  
***kFfrPageNum\_NMPA*** NXP Manufacturing programmed area.

## 5.3.4 Function Documentation

### 5.3.4.1 status\_t FFR\_Init ( flash\_config\_t \* *config* )

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
---------------	--------------------------------------------------------

Return values

<a href="#"><i>kStatus_FLASH_Success</i></a>	API was executed successfully.
----------------------------------------------	--------------------------------

### 5.3.4.2 status\_t FFR\_Lock ( flash\_config\_t \* *config* )

CFPA, CMPA, and NMPA flash areas region will be locked, After this function executed; Unless the board is reset again.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
---------------	--------------------------------------------------------

Return values

<a href="#"><i>kStatus_FLASH_Success</i></a>	An invalid argument is provided.
----------------------------------------------	----------------------------------

### 5.3.4.3 status\_t FFR\_SecLibInit ( flash\_config\_t \* *config*, uint32\_t \* *context* )

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>context</i>	A pointer to the storage for the nboot data.

Return values

<i>kStatus_FLASH_Success</i>	An invalid argument is provided.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.

#### 5.3.4.4 **status\_t FFR\_InfieldPageWrite ( flash\_config\_t \* *config*, uint8\_t \* *page\_data*, uint32\_t *valid\_len* )**

This routine will erase CFPA and program the CFPA page with passed data.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>page_data</i>	A pointer to the source buffer of data that is to be programmed into the CFPA.
<i>valid_len</i>	The length, given in bytes, to be programmed.

Return values

<i>kStatus_FLASH_Success</i>	The desire page-data were programed successfully into CFPA.
<i>kStatus_FLASH_SizeError</i>	Error size
<i>kStatus_FLASH_ReadHidingAreaDisallowed</i>	Flash hiding read is not allowed
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with the specified baseline
<i>kStatus_FLASH_ModifyProtectedAreaDisallowed</i>	Flash firewall page locked erase and program are not allowed
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.

<i>#kStatus_FTFx_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_Ffr-BankIsLocked</i>	The CFPA was locked.
<i>kStatus_FLASH_OutOf-DateCfpaPage</i>	It is not newest CFPA page.
<i>kStatus_FLASH_-CommandFailure</i>	access error.
<i>kStatus_FLASH_-CommandNotSupported</i>	Flash API is not supported
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_-RegulationLoss</i>	A loss of regulation during read.

#### 5.3.4.5 status\_t FFR\_GetCustomerInfieldData ( flash\_config\_t \* config, uint8\_t \* pData, uint32\_t offset, uint32\_t len )

Generic read function, used by customer to read data stored in 'Customer In-field Page'.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>pData</i>	A pointer to the dest buffer of data that is to be read from 'Customer In-field Page'.
<i>offset</i>	An offset from the 'Customer In-field Page' start address.
<i>len</i>	The length, given in bytes, to be read.

Return values

<i>kStatus_FLASH_Success</i>	Get data from 'Customer In-field Page'.
<i>kStatus_FLASH_Invalid-Argument</i>	An invalid argument is provided.
<i>#kStatus_FTFx_Address-Error</i>	Address is out of range.

<i>kStatus_FLASH_-AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_Read-HidingAreaDisallowed</i>	Flash hiding read is not allowed
<i>kStatus_FLASH_-CommandFailure</i>	access error.
<i>kStatus_FLASH_-CommandNotSupported</i>	Flash API is not supported
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_-RegulationLoss</i>	A loss of regulation during read.

#### 5.3.4.6 status\_t FFR\_CustFactoryPageWrite ( flash\_config\_t \* config, uint8\_t \* page\_data, bool seal\_part )

This routine will erase "customer factory page" and program the page with passed data. If 'seal\_part' parameter is TRUE then the routine will compute SHA256 hash of the page contents and then programs the pages. 1.During development customer code uses this API with 'seal\_part' set to FALSE. 2.During manufacturing this parameter should be set to TRUE to seal the part from further modifications 3.This routine checks if the page is sealed or not. A page is said to be sealed if the SHA256 value in the page has non-zero value. On boot ROM locks the firewall for the region if hash is programmed anyways. So, write/erase commands will fail eventually.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>page_data</i>	A pointer to the source buffer of data that is to be programmed into the "customer factory page".
<i>seal_part</i>	Set fasle for During development customer code.

Return values

<i>kStatus_FLASH_Success</i>	The desire page-data were prograded successfully into CMPA.
<i>kStatus_FLASH_Invalid-Argument</i>	Parameter is not aligned with the specified baseline.

<i>#kStatus_FTFx_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_-AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_Erase-KeyError</i>	API erase key is invalid.
<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	Flash firewall page locked erase and program are not allowed
<i>kStatus_Fail</i>	Generic status for Fail.
<i>kStatus_FLASH_-CommandFailure</i>	access error.
<i>kStatus_FLASH_-CommandNotSupported</i>	Flash API is not supported
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_-RegulationLoss</i>	A loss of regulation during read.

#### 5.3.4.7 status\_t FFR\_GetCustomerData ( flash\_config\_t \* config, uint8\_t \* pData, uint32\_t offset, uint32\_t len )

Read data stored in 'Customer Factory CFG Page'.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>pData</i>	A pointer to the dest buffer of data that is to be read from the Customer Factory CFG Page.
<i>offset</i>	Address offset relative to the CMPA area.
<i>len</i>	The length, given in bytes to be read.

Return values

<i>kStatus_FLASH_Success</i>	Get data from 'Customer Factory CFG Page'.
------------------------------	--------------------------------------------

<i>kStatus_FLASH_InvalidArgument</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>#kStatus_FTFx_AddressError</i>	Address is out of range.
<i>kStatus_FLASH_CommandFailure</i>	access error.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.
<i>kStatus_FLASH_ReadHidingAreaDisallowed</i>	Flash hiding read is not allowed

#### 5.3.4.8 status\_t FFR\_GetCustKeystoreData ( flash\_config\_t \* config, uint8\_t \* pData, uint32\_t offset, uint32\_t len )

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>pData</i>	A pointer to the dest buffer of data that is to be read from the Customer Factory CFG Page.
<i>offset</i>	Address offset relative to the CMPA area.
<i>len</i>	The length, given in bytes to be read.

Return values

<i>kStatus_FLASH_Success</i>	Get data from 'Customer Factory CFG Page'.
<i>kStatus_FLASH_InvalidArgument</i>	Parameter is not aligned with the specified baseline.

<i>#kStatus_FTFx_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_Address-Error</i>	Address is out of range
<i>kStatus_FLASH_-AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_Read-HidingAreaDisallowed</i>	Flash hiding read is not allowed
<i>kStatus_FLASH_-CommandFailure</i>	access error.
<i>kStatus_FLASH_-CommandNotSupported</i>	Flash API is not supported
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_-RegulationLoss</i>	A loss of regulation during read.

#### 5.3.4.9 status\_t FFR\_CustKeystoreWrite ( flash\_config\_t \* config, ffr\_key\_store\_t \* pKeyStore )

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>pKeyStore</i>	A pointer to the source buffer of data that is to be programmed into the "Key store".

Return values

<i>kStatus_FLASH_Success</i>	Get data from 'Customer Factory CFG Page'.
<i>kStatus_FLASH_Invalid-Argument</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_-CommandFailure</i>	access error.



<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported
<i>kStatus_FLASH_Ecc-Error</i>	A correctable or uncorrectable error during command execution.
<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.
<i>kStatus_FLASH_Sealed-FfrRegion</i>	The FFR region is sealed.
<i>kStatus_FLASH_Ffr-BankIsLocked</i>	The FFR bank region is locked.
<i>kStatus_FLASH_Address-Error</i>	Address is out of range
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	Flash firewall page locked erase and program are not allowed

#### 5.3.4.10 status\_t FFR\_GetUUID ( flash\_config\_t \* config, uint8\_t \* uuid )

1.SW should use this API routine to get the UUID of the chip. 2.Calling routine should pass a pointer to buffer which can hold 128-bit value.

Return values

<i>kStatus_FLASH_Success</i>	Get data from 'Customer Factory CFG Page'.
<i>kStatus_FLASH_Invalid-Argument</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_Read-HidingAreaDisallowed</i>	Flash hiding read is not allowed
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported

<i>kStatus_FLASH_RegulationLoss</i>	A loss of regulation during read.
-------------------------------------	-----------------------------------

## 5.4 FLEXSPI FLASH Driver

### 5.4.1 Overview

#### Files

- file [fsl\\_flexspi\\_nor\\_flash.h](#)

#### Data Structures

- struct [serial\\_nor\\_config\\_option\\_t](#)  
*Serial NOR configuration option. [More...](#)*
- struct [flexspi\\_lut\\_seq\\_t](#)  
*FLEXSPI LUT Sequence structure. [More...](#)*
- struct [flexspi\\_mem\\_config\\_t](#)  
*FLEXSPI Memory Configuration Block. [More...](#)*
- struct [flexspi\\_nor\\_config\\_t](#)  
*Serial NOR configuration block. [More...](#)*
- struct [flexspi\\_xfer\\_t](#)  
*FLEXSPI Transfer Context. [More...](#)*

#### Macros

- #define [FLEXSPI\\_FEATURE\\_HAS\\_PARALLEL\\_MODE](#) 0  
*FLEXSPI Feature related definitions.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_READ](#) 0U  
*NOR LUT sequence index used for default LUT assignment NOTE: The will take effect if the lut sequences are not customized.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_READSTATUS](#) 1U  
*Read Status LUT sequence id in lookupTable stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_READSTATUS\\_XPI](#) 2U  
*Read status DPI/QPI/OPI sequence id in lookupTable stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_WRITEENABLE](#) 3U  
*Write Enable sequence id in lookupTable stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_WRITEENABLE\\_XPI](#) 4U  
*Write Enable DPI/QPI/OPI sequence id in lookupTable stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_ERASESECTOR](#) 5U  
*Erase Sector sequence id in lookupTable stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_ERASEBLOCK](#) 8U  
*Erase Block sequence id in lookupTable stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_PAGEPROGRAM](#) 9U  
*Program sequence id in lookupTable stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_CHIPERASE](#) 11U  
*Chip Erase sequence in lookupTable id stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_READ\\_SFDP](#) 13U  
*Read SFDP sequence in lookupTable id stored in config block.*
- #define [NOR\\_CMD\\_LUT\\_SEQ\\_IDX\\_RESTORE\\_NOCMD](#) 14U  
*Restore 0-4-4/0-8-8 mode sequence id in lookupTable stored in config block.*

- #define `NOR_CMD_LUT_SEQ_IDX_EXIT_NOCMD` 15U  
*Exit 0-4-4/0-8-8 mode sequence id in lookupTable stored in config blobk.*

## Enumerations

- enum `_flexspi_status_groups` {  
    `kStatusROMGroup_FLEXSPI` = 60,  
    `kStatusROMGroup_FLEXSPINOR` = 201 }  
    *FLEXSPI status group numbers.*
- enum `_flexspi_nor_status` {  
    `kStatus_FLEXSPINOR_ProgramFail`,  
    `kStatus_FLEXSPINOR_EraseSectorFail`,  
    `kStatus_FLEXSPINOR_EraseAllFail` = MAKE\_STATUS(`kStatusROMGroup_FLEXSPINOR`, 2),  
    `kStatus_FLEXSPINOR_WaitTimeout` = MAKE\_STATUS(`kStatusROMGroup_FLEXSPINOR`, 3)  
    ,  
    `kStatus_FlexSPINOR_WriteAlignmentError`,  
    `kStatus_FlexSPINOR_CommandFailure`,  
    `kStatus_FlexSPINOR_SFDP_NotFound` = MAKE\_STATUS(`kStatusROMGroup_FLEXSPINOR`, 7),  
    `kStatus_FLEXSPINOR_Unsupported_SFDP_Version`,  
    `kStatus_FLEXSPINOR_Flash_NotFound`,  
    `kStatus_FLEXSPINOR_DTRRead_DummyProbeFailed`,  
    `kStatus_FLEXSPI_SequenceExecutionTimeout`,  
    `kStatus_FLEXSPI_InvalidSequence` = MAKE\_STATUS(`kStatusROMGroup_FLEXSPI`, 1),  
    `kStatus_FLEXSPI_DeviceTimeout` = MAKE\_STATUS(`kStatusROMGroup_FLEXSPI`, 2) }  
    *FLEXSPI NOR status.*
- enum  
    *Configure the device\_type of "serial\_nor\_config\_option\_t" structure.*
- enum  
    *Configure the quad\_mode\_setting of "serial\_nor\_config\_option\_t" structure.*
- enum  
    *FLEXSPI NOR Octal mode.*
- enum  
    *miscellaneous mode*
- enum  
    *FLEXSPI NOR reset logic options.*
- enum  
    *Configure the flash\_connection of "serial\_nor\_config\_option\_t" structure.*
- enum  
    *FLEXSPI ROOT clock source related definitions.*
- enum { , `kRestoreSequence_Send_06_FF` = 8U }  
    *Restore sequence options Configure the restore\_sequence of "flash\_run\_context\_t" structure.*
- enum  
    *Port mode options.*
- enum {

```

kSerialFlash_ISSI_ManufacturerID = 0x9DU,
kSerialFlash_Adesto_ManufacturerID = 0x1FU,
kSerialFlash_Winbond_ManufacturerID = 0xEFU,
kSerialFlash_Cypress_ManufacturerID = 0x01U }

```

*Manufacturer ID.*

- enum flexspi\_operation\_t {  
kFLEXSPIOperation\_Command,  
kFLEXSPIOperation\_Config,  
kFLEXSPIOperation\_Write,  
kFLEXSPIOperation\_Read }
- enum flexspi\_clock\_type\_t {  
kFlexSpiClock\_CoreClock,  
kFlexSpiClock\_AhbClock,  
kFlexSpiClock\_SerialRootClock,  
kFlexSpiClock\_IpgClock }

*FLEXSPI Clock Type.*

## Functions

- **status\_t FLEXSPI\_NorFlash\_Init** (uint32\_t instance, flexspi\_nor\_config\_t \*config)  
*Initialize Serial NOR devices via FLEXSPI.*
- **status\_t FLEXSPI\_NorFlash\_ProgramPage** (uint32\_t instance, flexspi\_nor\_config\_t \*config, uint32\_t dstAddr, const uint32\_t \*src)  
*Program data to Serial NOR via FLEXSPI.*
- **status\_t FLEXSPI\_NorFlash\_EraseAll** (uint32\_t instance, flexspi\_nor\_config\_t \*config)  
*Erase all the Serial NOR devices connected on FLEXSPI.*
- **status\_t FLEXSPI\_NorFlash\_EraseSector** (uint32\_t instance, flexspi\_nor\_config\_t \*config, uint32\_t address)  
*Erase one sector specified by address.*
- **status\_t FLEXSPI\_NorFlash\_EraseBlock** (uint32\_t instance, flexspi\_nor\_config\_t \*config, uint32\_t address)  
*Erase one block specified by address.*
- **status\_t FLEXSPI\_NorFlash\_GetConfig** (uint32\_t instance, flexspi\_nor\_config\_t \*config, serial\_nor\_config\_option\_t \*option)  
*Get FLEXSPI NOR Configuration Block based on specified option.*
- **status\_t FLEXSPI\_NorFlash\_Erase** (uint32\_t instance, flexspi\_nor\_config\_t \*config, uint32\_t start, uint32\_t length)  
*Erase Flash Region specified by address and length.*
- **status\_t FLEXSPI\_NorFlash\_Read** (uint32\_t instance, flexspi\_nor\_config\_t \*config, uint32\_t \*dst, uint32\_t start, uint32\_t bytes)  
*Read data from Serial NOR via FLEXSPI.*
- **status\_t FLEXSPI\_NorFlash\_CommandXfer** (uint32\_t instance, flexspi\_xfer\_t \*xfer)  
*FLEXSPI command.*
- **status\_t FLEXSPI\_NorFlash\_UpdateLut** (uint32\_t instance, uint32\_t seqIndex, const uint32\_t \*lutBase, uint32\_t numberOfSeq)  
*Configure FLEXSPI Lookup table.*
- **status\_t FLEXSPI\_NorFlash\_SetClockSource** (uint32\_t clockSource)

*Set the clock source for FLEXSPI NOR.*

- void [FLEXSPI\\_NorFlash\\_ConfigClock](#) (uint32\_t instance, uint32\_t freqOption, uint32\_t sample-ClkMode)  
*config flexspi clock*

## Variables

- uint32\_t [serial\\_nor\\_config\\_option\\_t::max\\_freq](#): 4  
*Maximum supported Frequency.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::misc\\_mode](#): 4  
*miscellaneous mode*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::quad\\_mode\\_setting](#): 4  
*Quad mode setting.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::cmd\\_pads](#): 4  
*Command pads.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::query\\_pads](#): 4  
*SFDP read pads.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::device\\_type](#): 4  
*Device type.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::option\\_size](#): 4  
*Option size, in terms of uint32\_t, size = (option\_size + 1) \* 4.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::tag](#): 4  
*Tag, must be 0x0E.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::dummy\\_cycles](#): 8  
*Dummy cycles before read.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::status\\_override](#): 8  
*Override status register value during device mode configuration.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::pinmux\\_group](#): 4  
*The pinmux group selection.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::dqs\\_pinmux\\_group](#): 4  
*The DQS Pinmux Group Selection.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::drive\\_strength](#): 4  
*The Drive Strength of FLEXSPI Pads.*
- uint32\_t [serial\\_nor\\_config\\_option\\_t::flash\\_connection](#): 4  
*Flash connection option: 0 - Single Flash connected to port A, 1 - .*
- uint8\_t [flexspi\\_lut\\_seq\\_t::seqNum](#)  
*Sequence Number, valid number: 1-16.*
- uint8\_t [flexspi\\_lut\\_seq\\_t::seqId](#)  
*Sequence Index, valid number: 0-15.*
- uint8\_t [flexspi\\_dll\\_time\\_t::time\\_100ps](#)  
*Data valid time, in terms of 100ps.*
- uint8\_t [flexspi\\_dll\\_time\\_t::delay\\_cells](#)  
*Data valid time, in terms of delay cells.*
- uint32\_t [flexspi\\_mem\\_config\\_t::tag](#)  
*[0x000-0x003] Tag, fixed value 0x42464346UL*
- uint32\_t [flexspi\\_mem\\_config\\_t::version](#)  
*[0x004-0x007] Version, [31:24] - 'V', [23:16] - Major, [15:8] - Minor, [7:0] - bugfix*
- uint32\_t [flexspi\\_mem\\_config\\_t::reserved0](#)  
*[0x008-0x00b] Reserved for future use*
- uint8\_t [flexspi\\_mem\\_config\\_t::readSampleClkSrc](#)

- *[0x00c-0x00c] Read Sample Clock Source, valid value: 0/1/3*
- `uint8_t flexspi_mem_config_t::csHoldTime`  
*[0x00d-0x00d] CS hold time, default value: 3*
- `uint8_t flexspi_mem_config_t::csSetupTime`  
*[0x00e-0x00e] CS setup time, default value: 3*
- `uint8_t flexspi_mem_config_t::columnAddressWidth`  
*[0x00f-0x00f] Column Address with, for HyperBus protocol, it is fixed to 3, For Serial NAND, need to refer to datasheet*
- `uint8_t flexspi_mem_config_t::deviceModeCfgEnable`  
*[0x010-0x010] Device Mode Configure enable flag, 1 - Enable, 0 - Disable*
- `uint8_t flexspi_mem_config_t::deviceModeType`  
*[0x011-0x011] Specify the configuration command type: Quad Enable, DPI/QPI/OPI switch, Generic configuration, etc.*
- `uint16_t flexspi_mem_config_t::waitTimeCfgCommands`  
*[0x012-0x013] Wait time for all configuration commands, unit: 100us, Used for DPI/QPI/OPI switch or reset command*
- `flexspi_lut_seq_t flexspi_mem_config_t::deviceModeSeq`  
*[0x014-0x017] Device mode sequence info, [7:0] - LUT sequence id, [15:8] - LUt sequence number, [31:16] Reserved*
- `uint32_t flexspi_mem_config_t::deviceModeArg`  
*[0x018-0x01b] Argument/Parameter for device configuration*
- `uint8_t flexspi_mem_config_t::configCmdEnable`  
*[0x01c-0x01c] Configure command Enable Flag, 1 - Enable, 0 - Disable*
- `uint8_t flexspi_mem_config_t::configModeType` [3]  
*[0x01d-0x01f] Configure Mode Type, similar as deviceModeType*
- `flexspi_lut_seq_t flexspi_mem_config_t::configCmdSeqs` [3]  
*[0x020-0x02b] Sequence info for Device Configuration command, similar as deviceModeSeq*
- `uint32_t flexspi_mem_config_t::reserved1`  
*[0x02c-0x02f] Reserved for future use*
- `uint32_t flexspi_mem_config_t::configCmdArgs` [3]  
*[0x030-0x03b] Arguments/Parameters for device Configuration commands*
- `uint32_t flexspi_mem_config_t::reserved2`  
*[0x03c-0x03f] Reserved for future use*
- `uint32_t flexspi_mem_config_t::controllerMiscOption`  
*[0x040-0x043] Controller Misc Options, see Misc feature bit definitions for more details*
- `uint8_t flexspi_mem_config_t::deviceType`  
*[0x044-0x044] Device Type: See Flash Type Definition for more details*
- `uint8_t flexspi_mem_config_t::sflashPadType`  
*[0x045-0x045] Serial Flash Pad Type: 1 - Single, 2 - Dual, 4 - Quad, 8 - Octal*
- `uint8_t flexspi_mem_config_t::serialClkFreq`  
*[0x046-0x046] Serial Flash Frequency, device specific definitions, See System Boot Chapter for more details*
- `uint8_t flexspi_mem_config_t::lutCustomSeqEnable`  
*[0x047-0x047] LUT customization Enable, it is required if the program/erase cannot be done using 1 LUT sequence, currently, only applicable to HyperFLASH*
- `uint32_t flexspi_mem_config_t::reserved3` [2]  
*[0x048-0x04f] Reserved for future use*
- `uint32_t flexspi_mem_config_t::sflashA1Size`  
*[0x050-0x053] Size of Flash connected to A1*
- `uint32_t flexspi_mem_config_t::sflashA2Size`  
*[0x054-0x057] Size of Flash connected to A2*



- uint32\_t flexspi\_mem\_config\_t::sflashB1Size  
*[0x058-0x05b] Size of Flash connected to B1*
- uint32\_t flexspi\_mem\_config\_t::sflashB2Size  
*[0x05c-0x05f] Size of Flash connected to B2*
- uint32\_t flexspi\_mem\_config\_t::csPadSettingOverride  
*[0x060-0x063] CS pad setting override value*
- uint32\_t flexspi\_mem\_config\_t::sclkPadSettingOverride  
*[0x064-0x067] SCK pad setting override value*
- uint32\_t flexspi\_mem\_config\_t::dataPadSettingOverride  
*[0x068-0x06b] data pad setting override value*
- uint32\_t flexspi\_mem\_config\_t::dqsPadSettingOverride  
*[0x06c-0x06f] DQS pad setting override value*
- uint32\_t flexspi\_mem\_config\_t::timeoutInMs  
*[0x070-0x073] Timeout threshold for read status command*
- uint32\_t flexspi\_mem\_config\_t::commandInterval  
*[0x074-0x077] CS deselect interval between two commands*
- flexspi\_dll\_time\_t flexspi\_mem\_config\_t::dataValidTime [2]  
*[0x078-0x07b] CLK edge to data valid time for PORT A and PORT B*
- uint16\_t flexspi\_mem\_config\_t::busyOffset  
*[0x07c-0x07d] Busy offset, valid value: 0-31*
- uint16\_t flexspi\_mem\_config\_t::busyBitPolarity  
*[0x07e-0x07f] Busy flag polarity, 0 - busy flag is 1 when flash device is busy, 1 - busy flag is 0 when flash device is busy*
- uint32\_t flexspi\_mem\_config\_t::lookupTable [64]  
*[0x080-0x17f] Lookup table holds Flash command sequences*
- flexspi\_lut\_seq\_t flexspi\_mem\_config\_t::lutCustomSeq [12]  
*[0x180-0x1af] Customizable LUT Sequences*
- uint32\_t flexspi\_mem\_config\_t::dll1CrVal  
*[0x1b0-0x1b3] Customizable DLL0CR setting \*/*
- uint32\_t flexspi\_mem\_config\_t::reserved4 [2]  
*[0x1b4-0x1b7] Customizable DLL1CR setting \*/*
- flexspi\_mem\_config\_t flexspi\_nor\_config\_t::memConfig  
*Common memory configuration info via FLEXSPI.*
- uint32\_t flexspi\_nor\_config\_t::pageSize  
*Page size of Serial NOR.*
- uint32\_t flexspi\_nor\_config\_t::sectorSize  
*Sector size of Serial NOR.*
- uint8\_t flexspi\_nor\_config\_t::ipcmdSerialClkFreq  
*Clock frequency for IP command.*
- uint8\_t flexspi\_nor\_config\_t::isUniformBlockSize  
*Sector/Block size is the same.*
- uint8\_t flexspi\_nor\_config\_t::isDataOrderSwapped  
*Data order (D0, D1, D2, D3) is swapped (D1,D0, D3, D2)*
- uint8\_t flexspi\_nor\_config\_t::reserved0 [1]  
*Reserved for future use.*
- uint8\_t flexspi\_nor\_config\_t::serialNorType  
*Serial NOR Flash type: 0/1/2/3.*
- uint8\_t flexspi\_nor\_config\_t::needExitNoCmdMode  
*Need to exit NoCmd mode before other IP command.*
- uint8\_t flexspi\_nor\_config\_t::halfClkForNonReadCmd  
*Half the Serial Clock for non-read command: true/false.*



- uint8\_t flexspi\_nor\_config\_t::needRestoreNoCmdMode  
*Need to Restore NoCmd mode after IP command execution.*
- uint32\_t flexspi\_nor\_config\_t::blockSize  
*Block size.*
- uint32\_t flexspi\_nor\_config\_t::flashStateCtx  
*Flash State Context.*
- uint32\_t flexspi\_nor\_config\_t::reserve2 [10]  
*Reserved for future use.*
- flexspi\_operation\_t flexspi\_xfer\_t::operation  
*FLEXSPI operation.*
- uint32\_t flexspi\_xfer\_t::baseAddress  
*FLEXSPI operation base address.*
- uint32\_t flexspi\_xfer\_t::seqId  
*Sequence Id.*
- uint32\_t flexspi\_xfer\_t::seqNum  
*Sequence Number.*
- bool flexspi\_xfer\_t::isParallelModeEnable  
*Is a parallel transfer.*
- uint32\_t \* flexspi\_xfer\_t::txBuffer  
*Tx buffer.*
- uint32\_t flexspi\_xfer\_t::txSize  
*Tx size in bytes.*
- uint32\_t \* flexspi\_xfer\_t::rxBuffer  
*Rx buffer.*
- uint32\_t flexspi\_xfer\_t::rxSize  
*Rx size in bytes.*

## Support for init FLEXSPI NOR configuration

- enum  
*Flash Pad Definitions.*
- enum {  
    kFLEXSPIClk\_SDR,  
    kFLEXSPIClk\_DDR }  
*FLEXSPI clock configuration type.*
- enum \_flexspi\_read\_sample\_clk  
*FLEXSPI Read Sample Clock Source definition.*
- enum { kFLEXSPIDeviceType\_SerialNOR = 1U }  
*Flash Type Definition.*
- enum {  
    kDeviceConfigCmdType\_Generic,  
    kDeviceConfigCmdType\_QuadEnable,  
    kDeviceConfigCmdType\_Spi2Xpi,  
    kDeviceConfigCmdType\_Xpi2Spi,  
    kDeviceConfigCmdType\_Spi2NoCmd,  
    kDeviceConfigCmdType\_Reset }  
*Flash Configuration Command Type.*
- enum \_flexspi\_serial\_clk\_freq  
*Definitions for FLEXSPI Serial Clock Frequency.*

- enum {
  - kFLEXSPIMiscOffset\_DiffClkEnable = 0U,
  - kFLEXSPIMiscOffset\_Ck2Enable = 1U,
  - kFLEXSPIMiscOffset\_ParallelEnable = 2U,
  - kFLEXSPIMiscOffset\_WordAddressableEnable = 3U,
  - kFLEXSPIMiscOffset\_SafeConfigFreqEnable = 4U,
  - kFLEXSPIMiscOffset\_PadSettingOverrideEnable = 5U,
  - kFLEXSPIMiscOffset\_DdrModeEnable = 6U,
  - kFLEXSPIMiscOffset\_UseValidTimeForAllFreq = 7U }

*Misc feature bit definitions.*

## 5.4.2 Data Structure Documentation

### 5.4.2.1 struct serial\_nor\_config\_option\_t

### 5.4.2.2 struct flexspi\_lut\_seq\_t

#### Data Fields

- uint8\_t seqNum  
*Sequence Number, valid number: 1-16.*
- uint8\_t seqId  
*Sequence Index, valid number: 0-15.*

### 5.4.2.3 struct flexspi\_mem\_config\_t

#### Data Fields

- uint32\_t tag  
*[0x000-0x003] Tag, fixed value 0x42464346UL*
- uint32\_t version  
*[0x004-0x007] Version, [31:24] - 'V', [23:16] - Major, [15:8] - Minor, [7:0] - bugfix*
- uint32\_t reserved0  
*[0x008-0x00b] Reserved for future use*
- uint8\_t readSampleClkSrc  
*[0x00c-0x00c] Read Sample Clock Source, valid value: 0/1/3*
- uint8\_t csHoldTime  
*[0x00d-0x00d] CS hold time, default value: 3*
- uint8\_t csSetupTime  
*[0x00e-0x00e] CS setup time, default value: 3*
- uint8\_t columnAddressWidth  
*[0x00f-0x00f] Column Address with, for HyperBus protocol, it is fixed to 3, For Serial NAND, need to refer to datasheet*
- uint8\_t deviceModeCfgEnable  
*[0x010-0x010] Device Mode Configure enable flag, 1 - Enable, 0 - Disable*
- uint8\_t deviceModeType

- [0x011-0x011] Specify the configuration command type: Quad Enable, DPI/QPI/OPI switch, Generic configuration, etc.*
- uint16\_t [waitTimeCfgCommands](#)  
*[0x012-0x013] Wait time for all configuration commands, unit: 100us, Used for DPI/QPI/OPI switch or reset command*
- flexspi\_lut\_seq\_t [deviceModeSeq](#)  
*[0x014-0x017] Device mode sequence info, [7:0] - LUT sequence id, [15:8] - LUT sequence number, [31:16] Reserved*
- uint32\_t [deviceModeArg](#)  
*[0x018-0x01b] Argument/Parameter for device configuration*
- uint8\_t [configCmdEnable](#)  
*[0x01c-0x01c] Configure command Enable Flag, 1 - Enable, 0 - Disable*
- uint8\_t [configModeType](#) [3]  
*[0x01d-0x01f] Configure Mode Type, similar as deviceModeType*
- flexspi\_lut\_seq\_t [configCmdSeqs](#) [3]  
*[0x020-0x02b] Sequence info for Device Configuration command, similar as deviceModeSeq*
- uint32\_t [reserved1](#)  
*[0x02c-0x02f] Reserved for future use*
- uint32\_t [configCmdArgs](#) [3]  
*[0x030-0x03b] Arguments/Parameters for device Configuration commands*
- uint32\_t [reserved2](#)  
*[0x03c-0x03f] Reserved for future use*
- uint32\_t [controllerMiscOption](#)  
*[0x040-0x043] Controller Misc Options, see Misc feature bit definitions for more details*
- uint8\_t [deviceType](#)  
*[0x044-0x044] Device Type: See Flash Type Definition for more details*
- uint8\_t [sflashPadType](#)  
*[0x045-0x045] Serial Flash Pad Type: 1 - Single, 2 - Dual, 4 - Quad, 8 - Octal*
- uint8\_t [serialClkFreq](#)  
*[0x046-0x046] Serial Flash Frequency, device specific definitions, See System Boot Chapter for more details*
- uint8\_t [lutCustomSeqEnable](#)  
*[0x047-0x047] LUT customization Enable, it is required if the program/erase cannot be done using 1 LUT sequence, currently, only applicable to HyperFLASH*
- uint32\_t [reserved3](#) [2]  
*[0x048-0x04f] Reserved for future use*
- uint32\_t [sflashA1Size](#)  
*[0x050-0x053] Size of Flash connected to A1*
- uint32\_t [sflashA2Size](#)  
*[0x054-0x057] Size of Flash connected to A2*
- uint32\_t [sflashB1Size](#)  
*[0x058-0x05b] Size of Flash connected to B1*
- uint32\_t [sflashB2Size](#)  
*[0x05c-0x05f] Size of Flash connected to B2*
- uint32\_t [csPadSettingOverride](#)  
*[0x060-0x063] CS pad setting override value*
- uint32\_t [sclkPadSettingOverride](#)  
*[0x064-0x067] SCK pad setting override value*
- uint32\_t [dataPadSettingOverride](#)  
*[0x068-0x06b] data pad setting override value*
- uint32\_t [dqsPadSettingOverride](#)

- `[0x06c-0x06f]` DQS pad setting override value
- `uint32_t timeoutInMs`  
`[0x070-0x073]` Timeout threshold for read status command
- `uint32_t commandInterval`  
`[0x074-0x077]` CS deselect interval between two commands
- `flexspi_dll_time_t dataValidTime` [2]  
`[0x078-0x07b]` CLK edge to data valid time for PORT A and PORT B
- `uint16_t busyOffset`  
`[0x07c-0x07d]` Busy offset, valid value: 0-31
- `uint16_t busyBitPolarity`  
`[0x07e-0x07f]` Busy flag polarity, 0 - busy flag is 1 when flash device is busy, 1 - busy flag is 0 when flash device is busy
- `uint32_t lookupTable` [64]  
`[0x080-0x17f]` Lookup table holds Flash command sequences
- `flexspi_lut_seq_t lutCustomSeq` [12]  
`[0x180-0x1af]` Customizable LUT Sequences
- `uint32_t dll1CrVal`  
`[0x1b0-0x1b3]` Customizable DLL0CR setting \*/
- `uint32_t reserved4` [2]  
`[0x1b4-0x1b7]` Customizable DLL1CR setting \*/

#### 5.4.2.4 struct flexspi\_nor\_config\_t

##### Data Fields

- `flexspi_mem_config_t memConfig`  
Common memory configuration info via FLEXSPI.
- `uint32_t pageSize`  
Page size of Serial NOR.
- `uint32_t sectorSize`  
Sector size of Serial NOR.
- `uint8_t ipcmdSerialClkFreq`  
Clock frequency for IP command.
- `uint8_t isUniformBlockSize`  
Sector/Block size is the same.
- `uint8_t isDataOrderSwapped`  
Data order (D0, D1, D2, D3) is swapped (D1,D0, D3, D2)
- `uint8_t reserved0` [1]  
Reserved for future use.
- `uint8_t serialNorType`  
Serial NOR Flash type: 0/1/2/3.
- `uint8_t needExitNoCmdMode`  
Need to exit NoCmd mode before other IP command.
- `uint8_t halfClkForNonReadCmd`  
Half the Serial Clock for non-read command: true/false.
- `uint8_t needRestoreNoCmdMode`  
Need to Restore NoCmd mode after IP command execution.
- `uint32_t blockSize`  
Block size.
- `uint32_t flashStateCtx`

- Flash State Context.
- uint32\_t `reserve2` [10]  
Reserved for future use.

#### 5.4.2.5 struct flexspi\_xfer\_t

##### Data Fields

- flexspi\_operation\_t operation  
FLEXSPI operation.
- uint32\_t baseAddress  
FLEXSPI operation base address.
- uint32\_t seqId  
Sequence Id.
- uint32\_t seqNum  
Sequence Number.
- bool isParallelModeEnable  
Is a parallel transfer.
- uint32\_t \* txBuffer  
Tx buffer.
- uint32\_t txSize  
Tx size in bytes.
- uint32\_t \* rxBuffer  
Rx buffer.
- uint32\_t rxSize  
Rx size in bytes.

#### 5.4.3 Macro Definition Documentation

##### 5.4.3.1 #define NOR\_CMD\_LUT\_SEQ\_IDX\_READ 0U

READ LUT sequence id in lookupTable stored in config block

#### 5.4.4 Enumeration Type Documentation

##### 5.4.4.1 enum \_flexspi\_status\_groups

Enumerator

**kStatusROMGroup\_FLEXSPI** Group number for ROM FLEXSPI status codes.  
**kStatusROMGroup\_FLEXSPINOR** ROM FLEXSPI NOR status group number.

#### 5.4.4.2 enum \_flexspi\_nor\_status

Enumerator

*kStatus\_FLEXSPINOR\_ProgramFail* Status for Page programming failure.  
*kStatus\_FLEXSPINOR\_EraseSectorFail* Status for Sector Erase failure.  
*kStatus\_FLEXSPINOR\_EraseAllFail* Status for Chip Erase failure.  
*kStatus\_FLEXSPINOR\_WaitTimeout* Status for timeout.  
*kStatus\_FlexSPINOR\_WriteAlignmentError* Status for Alignment error.  
*kStatus\_FlexSPINOR\_CommandFailure* Status for Erase/Program Verify Error.  
*kStatus\_FlexSPINOR\_SFDP\_NotFound* Status for SFDP read failure.  
*kStatus\_FLEXSPINOR\_Unsupported\_SFDP\_Version* Status for Unrecognized SFDP version.  
*kStatus\_FLEXSPINOR\_Flash\_NotFound* Status for Flash detection failure.  
*kStatus\_FLEXSPINOR\_DTRRead\_DummyProbeFailed* Status for DDR Read dummy probe failure.  
*kStatus\_FLEXSPI\_SequenceExecutionTimeout* Status for Sequence Execution timeout.  
*kStatus\_FLEXSPI\_InvalidSequence* Status for Invalid Sequence.  
*kStatus\_FLEXSPI\_DeviceTimeout* Status for Device timeout.

#### 5.4.4.3 anonymous enum

Enumerator

*kRestoreSequence\_Send\_06\_FF* Adesto EcoXIP.

#### 5.4.4.4 anonymous enum

Enumerator

*kFLEXSPIClk\_SDR* Clock configure for SDR mode.  
*kFLEXSPIClk\_DDR* Clock configurat for DDR mode.

#### 5.4.4.5 anonymous enum

Enumerator

*kFLEXSPIDeviceType\_SerialNOR* Flash device is Serial NOR.

#### 5.4.4.6 anonymous enum

Enumerator

*kDeviceConfigCmdType\_Generic* Generic command, for example: configure dummy cycles, drive strength, etc.  
*kDeviceConfigCmdType\_QuadEnable* Quad Enable command.  
*kDeviceConfigCmdType\_Spi2Xpi* Switch from SPI to DPI/QPI/OPI mode.

*kDeviceConfigCmdType\_Xpi2Spi* Switch from DPI/QPI/OPI to SPI mode.

*kDeviceConfigCmdType\_Spi2NoCmd* Switch to 0-4-4/0-8-8 mode.

*kDeviceConfigCmdType\_Reset* Reset device command.

#### 5.4.4.7 anonymous enum

Enumerator

*kFLEXSPIMiscOffset\_DiffClkEnable* Bit for Differential clock enable.

*kFLEXSPIMiscOffset\_Ck2Enable* Bit for CK2 enable.

*kFLEXSPIMiscOffset\_ParallelEnable* Bit for Parallel mode enable.

*kFLEXSPIMiscOffset\_WordAddressableEnable* Bit for Word Addressable enable.

*kFLEXSPIMiscOffset\_SafeConfigFreqEnable* Bit for Safe Configuration Frequency enable.

*kFLEXSPIMiscOffset\_PadSettingOverrideEnable* Bit for Pad setting override enable.

*kFLEXSPIMiscOffset\_DdrModeEnable* Bit for DDR clock configuration indication.

*kFLEXSPIMiscOffset\_UseValidTimeForAllFreq* Bit for DLLCR settings under all modes.

#### 5.4.4.8 anonymous enum

Enumerator

*kSerialFlash\_ISSI\_ManufacturerID* Manufacturer ID of the ISSI serial flash.

*kSerialFlash\_Adesto\_ManufacturerID* Manufacturer ID of the Adesto Technologies serial flash.

*kSerialFlash\_Winbond\_ManufacturerID* Manufacturer ID of the Winbond serial flash.

*kSerialFlash\_Cypress\_ManufacturerID* Manufacturer ID for Cypress.

#### 5.4.4.9 enum flexspi\_operation\_t

Enumerator

*kFLEXSPIOperation\_Command* FLEXSPI operation: Only command, both TX and RX buffer are ignored.

*kFLEXSPIOperation\_Config* FLEXSPI operation: Configure device mode, the TX FIFO size is fixed in LUT.

*kFLEXSPIOperation\_Write* FLEXSPI operation: Write, only TX buffer is effective.

*kFLEXSPIOperation\_Read* FLEXSPI operation: Read, only Rx Buffer is effective.

#### 5.4.4.10 enum flexspi\_clock\_type\_t

Enumerator

*kFlexSpiClock\_CoreClock* ARM Core Clock.

*kFlexSpiClock\_AhbClock* AHB clock.

*kFlexSpiClock\_SerialRootClock* Serial Root Clock.

*kFlexSpiClock\_IpgClock* IPG clock.

## 5.4.5 Function Documentation

### 5.4.5.1 `status_t FLEXSPI_NorFlash_Init ( uint32_t instance, flexspi_nor_config_t * config )`

This function checks and initializes the FLEXSPI module for the other FLEXSPI APIs.



## Parameters

<i>instance</i>	storage the instance of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.

## Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecution-Timeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.2 status\_t FLEXSPI\_NorFlash\_ProgramPage ( uint32\_t instance, flexspi\_nor\_config\_t \* config, uint32\_t dstAddr, const uint32\_t \* src )

This function programs the NOR flash memory with the dest address for a given flash area as determined by the dst address and the length.

## Parameters

<i>instance</i>	storage the instance of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.
<i>dst_addr</i>	A pointer to the desired flash memory to be programmed. NOTE: It is recommended that use page aligned access; If the dst_addr is not aligned to page,the driver automatically aligns address down with the page address.
<i>src</i>	A pointer to the source buffer of data that is to be programmed into the NOR flash.

## Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.

<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecutionTimeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.3 status\_t FLEXSPI\_NorFlash\_EraseAll ( uint32\_t instance, flexspi\_nor\_config\_t \* config )

Parameters

<i>instance</i>	storage the instance of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecutionTimeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.4 status\_t FLEXSPI\_NorFlash\_EraseSector ( uint32\_t instance, flexspi\_nor\_config\_t \* config, uint32\_t address )

This function erases one of NOR flash sectors based on the desired address.

Parameters

<i>instance</i>	storage the index of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.
<i>address</i>	The start address of the desired NOR flash memory to be erased. NOTE: It is recommended that use sector-aligned access nor device; If dstAddr is not aligned with the sector,The driver automatically aligns address down with the sector address.

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecutionTimeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.5 **status\_t FLEXSPI\_NorFlash\_EraseBlock ( uint32\_t *instance*, flexspi\_nor\_config\_t \* *config*, uint32\_t *address* )**

This function erases one block of NOR flash based on the desired address.

Parameters

<i>instance</i>	storage the index of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired NOR flash memory to be erased. NOTE: It is recommended that use block-aligned access nor device; If dstAddr is not aligned with the block,The driver automatically aligns address down with the block address.

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.

<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecutionTimeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.6 **status\_t FLEXSPI\_NorFlash\_GetConfig ( uint32\_t instance, flexspi\_nor\_config\_t \* config, serial\_nor\_config\_option\_t \* option )**

Parameters

<i>instance</i>	storage the instance of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.
<i>option</i>	A pointer to the storage Serial NOR Configuration Option Context.

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecutionTimeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.7 **status\_t FLEXSPI\_NorFlash\_Erase ( uint32\_t instance, flexspi\_nor\_config\_t \* config, uint32\_t start, uint32\_t length )**

This function erases the appropriate number of flash sectors based on the desired start address and length.

Parameters

<i>instance</i>	storage the index of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired NOR flash memory to be erased. NOTE: It is recommended that use sector-aligned access nor device; If dstAddr is not aligned with the sector,the driver automatically aligns address down with the sector address.
<i>length</i>	The length, given in bytes to be erased. NOTE: It is recommended that use sector-aligned access nor device; If length is not aligned with the sector,the driver automatically aligns up with the sector.

## Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecutionTimeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.8 **status\_t FLEXSPI\_NorFlash\_Read ( uint32\_t *instance*, flexspi\_nor\_config\_t \* *config*, uint32\_t \* *dst*, uint32\_t *start*, uint32\_t *bytes* )**

This function read the NOR flash memory with the start address for a given flash area as determined by the dst address and the length.

## Parameters

<i>instance</i>	storage the instance of FLEXSPI.
<i>config</i>	A pointer to the storage for the driver runtime state.
<i>dst</i>	A pointer to the dest buffer of data that is to be read from the NOR flash. NOTE: It is recommended that use page aligned access; If the dstAddr is not aligned to page,the driver automatically aligns address down with the page address.

<i>start</i>	The start address of the desired NOR flash memory to be read.
<i>lengthInBytes</i>	The length, given in bytes to be read.

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_FLEXSPI_SequenceExecution-Timeout</i>	Sequence Execution timeout.
<i>kStatus_FLEXSPI_DeviceTimeout</i>	the device timeout

#### 5.4.5.9 **status\_t FLEXSPI\_NorFlash\_CommandXfer ( uint32\_t *instance*, flexspi\_xfer\_t \* *xfer* )**

This function is used to perform the command write sequence to the NOR device.

Parameters

<i>instance</i>	storage the index of FLEXSPI.
<i>xfer</i>	A pointer to the storage FLEXSPI Transfer Context.

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_ROM_FLEXSPI_InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_ROM_FLEXSPI_SequenceExecution-Timeout</i>	Sequence Execution timeout.

#### 5.4.5.10 **status\_t FLEXSPI\_NorFlash\_UpdateLut ( uint32\_t *instance*, uint32\_t *seqIndex*, const uint32\_t \* *lutBase*, uint32\_t *numberOfSeq* )**

## Parameters

<i>instance</i>	storage the index of FLEXSPI.
<i>seqIndex</i>	storage the sequence Id.
<i>lutBase</i>	A pointer to the look-up-table for command sequences.
<i>numberOfSeq</i>	storage sequence number.

## Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.
<i>kStatus_ROM_FLEXSPI-InvalidSequence</i>	A invalid Sequence is provided.
<i>kStatus_ROM_FLEXSPI-SequenceExecution-Timeout</i>	Sequence Execution timeout.

**5.4.5.11 status\_t FLEXSPI\_NorFlash\_SetClockSource ( uint32\_t clockSource )**

## Parameters

<i>clockSource</i>	Clock source for FLEXSPI NOR. See to "_flexspi_nor_clock_source".
--------------------	-------------------------------------------------------------------

## Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	A invalid argument is provided.

**5.4.5.12 void FLEXSPI\_NorFlash\_ConfigClock ( uint32\_t instance, uint32\_t freqOption, uint32\_t sampleClkMode )**

## Parameters

<i>instance</i>	storage the index of FLEXSPI.
-----------------	-------------------------------

<i>freqOption</i>	pointer to FlexSPIFlexSPI flash serial clock frequency.
<i>sampleClk-Mode</i>	pointer to configure the FlexSPI clock configuration type.

## 5.4.6 Variable Documentation

### 5.4.6.1 uint32\_t serial\_nor\_config\_option\_t::flash\_connection

Parallel mode, 2 - Single Flash connected to Port B

### 5.4.6.2 uint32\_t { ... } ::flash\_connection

Parallel mode, 2 - Single Flash connected to Port B

### 5.4.6.3 uint8\_t flexspi\_mem\_config\_t::deviceModeType

### 5.4.6.4 uint32\_t flexspi\_mem\_config\_t::reserved4[2]

[0x1b8-0x1bf] Reserved for future use



## 5.5 EFUSE Driver

## 5.6 MEM Driver

### 5.6.1 Overview

#### Data Structures

- struct `memory_interface_t`  
*Interface to memory operations. [More...](#)*
- struct `memory_region_interface_t`  
*Interface to memory operations for one region of memory. [More...](#)*
- struct `memory_map_entry_t`  
*Structure of a memory map entry. [More...](#)*
- union `standard_version_t`  
*Structure of version property. [More...](#)*
- struct `kp_api_init_param_t`  
*API initialization data structure. [More...](#)*

#### Macros

- #define `DEVICE_ID_MASK` (0xffU)  
*Bit mask for device ID.*
- #define `DEVICE_ID_SHIFT` 0U  
*Bit position of device ID.*
- #define `GROUP_ID_MASK` (0xf00U)  
*Bit mask for group ID.*
- #define `GROUP_ID_SHIFT` 8U  
*Bit position of group ID.*
- #define `MAKE_MEMORYID`(group, device) (((group) << `GROUP_ID_SHIFT`) & `GROUP_ID_MASK`) | (((device) << `DEVICE_ID_SHIFT`) & `DEVICE_ID_MASK`)  
*Construct a memory ID from a given group ID and device ID.*
- #define `GROUPID`(memoryId) (((memoryId)&`GROUP_ID_MASK`) >> `GROUP_ID_SHIFT`)  
*Get group ID from a given memory ID.*
- #define `DEVICEID`(memoryId) (((memoryId)&`DEVICE_ID_MASK`) >> `DEVICE_ID_SHIFT`)  
*Get device ID from a given memory ID.*

#### Enumerations

- enum {  
    `kMemoryGroup_Internal` = 0U,  
    `kMemoryGroup_External` = 1U }  
*Memory group definition.*
- enum {

```

kMemoryInternal = MAKE_MEMORYID(kMemoryGroup_Internal, 0U),
kMemoryQuadSpi0 = MAKE_MEMORYID(kMemoryGroup_Internal, 1U),
kMemoryIFR0,
kMemoryFFR = MAKE_MEMORYID(kMemoryGroup_Internal, 5U),
kMemorySemicNor = MAKE_MEMORYID(kMemoryGroup_Internal, 8U),
kMemoryFlexSpiNor = MAKE_MEMORYID(kMemoryGroup_Internal, 9U),
kMemorySpiNor = MAKE_MEMORYID(kMemoryGroup_Internal, 0xAU),
kMemoryFlashExecuteOnly = MAKE_MEMORYID(kMemoryGroup_Internal, 0x10U),
kMemorySemicNand = MAKE_MEMORYID(kMemoryGroup_External, 0U),
kMemorySpiNand = MAKE_MEMORYID(kMemoryGroup_External, 1U),
kMemorySpiNorEeprom = MAKE_MEMORYID(kMemoryGroup_External, 0x10U),
kMemoryI2cNorEeprom = MAKE_MEMORYID(kMemoryGroup_External, 0x11U),
kMemorySDCard = MAKE_MEMORYID(kMemoryGroup_External, 0x20U),
kMemoryMMCCard = MAKE_MEMORYID(kMemoryGroup_External, 0x21U) }

```

*Memory device ID definition.*

- enum {  
     kStatusGroup\_Bootloader = 100,  
     kStatusGroup\_MemoryInterface = 102 }

*Bootloader status group numbers.*

- enum

*Memory interface status codes.*

- enum

*Bootloader status codes.*

## Functions

- status\_t API\_Init** (api\_core\_context\_t \*coreCtx, const kp\_api\_init\_param\_t \*param)  
*Initialize the IAP API runtime environment.*
- status\_t API\_Deinit** (api\_core\_context\_t \*coreCtx)  
*Deinitialize the IAP API runtime environment.*
- status\_t MEM\_Init** (api\_core\_context\_t \*coreCtx)  
*Initialize memory interface.*
- status\_t MEM\_Config** (api\_core\_context\_t \*coreCtx, uint32\_t \*config, uint32\_t memoryId)  
*Configure memory interface.*
- status\_t MEM\_Write** (api\_core\_context\_t \*coreCtx, uint32\_t start, uint32\_t lengthInBytes, const uint8\_t \*buf, uint32\_t memoryId)  
*Write memory.*
- status\_t MEM\_Fill** (api\_core\_context\_t \*coreCtx, uint32\_t start, uint32\_t lengthInBytes, uint32\_t pattern, uint32\_t memoryId)  
*Fill memory with a word pattern.*
- status\_t MEM\_Flush** (api\_core\_context\_t \*coreCtx)  
*Flush memory.*
- status\_t MEM\_Erase** (api\_core\_context\_t \*coreCtx, uint32\_t start, uint32\_t lengthInBytes, uint32\_t memoryId)  
*Erase memory.*
- status\_t MEM\_EraseAll** (api\_core\_context\_t \*coreCtx, uint32\_t memoryId)  
*Erase entire memory based on memoryId.*

## 5.6.2 Data Structure Documentation

### 5.6.2.1 struct memory\_interface\_t

This is the main abstract interface to all memory operations.

### 5.6.2.2 struct memory\_region\_interface\_t

### 5.6.2.3 struct memory\_map\_entry\_t

### 5.6.2.4 union standard\_version\_t

#### Data Fields

- uint32\_t [version](#)  
*combined version numbers*
- uint8\_t [bugfix](#)  
*bugfix version [7:0]*
- uint8\_t [minor](#)  
*minor version [15:8]*
- uint8\_t [major](#)  
*major version [23:16]*
- char [name](#)  
*name [31:24]*

### 5.6.2.5 struct kp\_api\_init\_param\_t

## 5.6.3 Macro Definition Documentation

### 5.6.3.1 #define DEVICE\_ID\_MASK (0xffU)

### 5.6.3.2 #define DEVICE\_ID\_SHIFT 0U

### 5.6.3.3 #define GROUP\_ID\_MASK (0xf00U)

### 5.6.3.4 #define GROUP\_ID\_SHIFT 8U

### 5.6.3.5 #define MAKE\_MEMORYID( group, device ) (((group) << GROUP\_ID\_SHIFT) & GROUP\_ID\_MASK) | (((device) << DEVICE\_ID\_SHIFT) & DEVICE\_ID\_MASK))

### 5.6.3.6 #define GROUPID( memoryId ) (((memoryId)&GROUP\_ID\_MASK) >> GROUP\_ID\_SHIFT)

### 5.6.3.7 #define DEVICEID( memoryId ) (((memoryId)&DEVICE\_ID\_MASK) >> DEVICE\_ID\_SHIFT)

## 5.6.4 Enumeration Type Documentation

### 5.6.4.1 anonymous enum

Enumerator

*kMemoryGroup\_Internal* Memory belongs internal 4G memory region.

*kMemoryGroup\_External* Memory belongs external memory region.

### 5.6.4.2 anonymous enum

Enumerator

*kMemoryInternal* Internal memory (include all on chip memory)

*kMemoryQuadSpi0* Qsua SPI memory 0.

*kMemoryIFR0* Nonvolatile information register 0. Only used by SB loader.

*kMemoryFFR* LPCc040hd flash FFR region.

*kMemorySemcNor* SEMC Nor memory.

*kMemoryFlexSpiNor* Flex SPI Nor memory.

*kMemorySpifiNor* SPIFI Nor memory.

*kMemoryFlashExecuteOnly* Execute-only region on internal Flash.

*kMemorySemcNand* SEMC NAND memory.

*kMemorySpiNand* SPI NAND memory.

*kMemorySpiNorEeprom* SPI NOR/EEPROM memory.  
*kMemoryI2cNorEeprom* I2C NOR/EEPROM memory.  
*kMemorySDCard* eSD, SD, SDHC, SDXC memory Card  
*kMemoryMMCCard* MMC, eMMC memory Card.

### 5.6.4.3 anonymous enum

Enumerator

*kStatusGroup\_Bootloader* Bootloader status group number (100).  
*kStatusGroup\_MemoryInterface* Memory interface status group number (102).

### 5.6.4.4 anonymous enum

### 5.6.4.5 anonymous enum

## 5.6.5 Function Documentation

### 5.6.5.1 status\_t MEM\_Init ( api\_core\_context\_t \* *coreCtx* )

Return values

<i>kStatus_Fail</i>	
<i>kStatus_Success</i>	

### 5.6.5.2 status\_t MEM\_Config ( api\_core\_context\_t \* *coreCtx*, uint32\_t \* *config*, uint32\_t *memoryId* )

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>memoryId</i>	Indicates the index of the memory type. Please refer to "Memory group definition"

Return values

<i>kStatus_Success</i>	
------------------------	--

<i>#kStatus_Command-Unsupported</i>	
<i>kStatus_InvalidArgument</i>	
<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	
<i>#kStatusMemoryRange-Invalid</i>	
<i>kStatus_Fail</i>	
<i>kStatus_OutOfRange</i>	
<i>kStatus_SPI_Baudrate-NotSupport</i>	

### 5.6.5.3 status\_t MEM\_Write ( api\_core\_context\_t \* *coreCtx*, uint32\_t *start*, uint32\_t *lengthInBytes*, const uint8\_t \* *buf*, uint32\_t *memoryId* )

#### Parameters

<i>address</i>	The start address of the desired flash memory to be programmed. For internal flash the address need to be 512bytes-aligned.
<i>length</i>	Number of bytes to be programmed.
<i>buffer</i>	A pointer to the source buffer of data that is to be programmed into the flash.
<i>memoryId</i>	Indicates the index of the memory type. Please refer to "Memory group definition"

#### Return values

<i>kStatus_Success</i>	
<i>kStatus_Fail</i>	
<i>#kStatusMemoryRange-Invalid</i>	
<i>#kStatus_Command-Unsupported</i>	
<i>kStatus_FLASH_-AlignmentError</i>	

<i>#kStatusMemoryCumulativeWrite</i>	
<i>kStatus_FLASH_InvalidArgument</i>	
<i>kStatus_FLASH_AddressError</i>	
<i>kStatus_FLASH_ModifyProtectedAreaDisallowed</i>	
<i>kStatus_FLASH_CommandFailure</i>	
<i>kStatus_FLASH_CommandNotSupported</i>	
<i>kStatus_FLASH_EccError</i>	
<i>kStatus_FLASH_RegulationLoss</i>	
<i>kStatus_FLASH_Success</i>	
<i>kStatus_FLASH_ReadHidingAreaDisallowed</i>	
<i>kStatus_FLASH_CompareError</i>	
<i>#kStatusMemoryNotConfigured</i>	
<i>#kStatusMemoryVerifyFailed</i>	

#### 5.6.5.4 status\_t MEM\_Fill ( api\_core\_context\_t \* coreCtx, uint32\_t start, uint32\_t lengthInBytes, uint32\_t pattern, uint32\_t memoryId )

Parameters

<i>address</i>	The start address of the desired flash memory to be programmed. For internal flash the address need to be 512bytes-aligned.
----------------	-----------------------------------------------------------------------------------------------------------------------------



<i>length</i>	Number of bytes to be programmed.
<i>pattern</i>	The data to be written into the specified memory area.

Return values

<i>#kStatus_Command-Unsupported</i>	
<i>kStatus_Success</i>	
<i>kStatus_FLASH_-AlignmentError</i>	
<i>#kStatusMemory-CumulativeWrite</i>	
<i>kStatus_Fail</i>	
<i>kStatus_FLASH_Invalid-Argument</i>	
<i>kStatus_FLASH_Address-Error</i>	
<i>kStatus_FLASH_Success</i>	
<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	
<i>kStatus_FLASH_-CommandFailure</i>	
<i>kStatus_FLASH_-CommandNotSupported</i>	
<i>kStatus_FLASH_Ecc-Error</i>	
<i>kStatus_FLASH_-RegulationLoss</i>	
<i>kStatus_FLASH_Read-HidingAreaDisallowed</i>	

#### 5.6.5.5 status\_t MEM\_Flush ( api\_core\_context\_t \* coreCtx )

## Return values

<i>kStatus_Success</i>	
<i>kStatus_Fail</i>	
<i>#kStatusMemoryCumulativeWrite</i>	
<i>kStatus_FLASH_InvalidArgument</i>	
<i>kStatus_FLASH_AlignmentError</i>	
<i>kStatus_FLASH_Success</i>	
<i>kStatus_FLASH_AddressError</i>	
<i>kStatus_FLASH_ModifyProtectedAreaDisallowed</i>	
<i>kStatus_FLASH_CommandFailure</i>	
<i>kStatus_FLASH_CommandNotSupported</i>	
<i>kStatus_FLASH_EccError</i>	
<i>kStatus_FLASH_RegulationLoss</i>	
<i>kStatus_FLASH_ReadHidingAreaDisallowed</i>	
<i>#kStatusMemoryVerifyFailed</i>	

#### 5.6.5.6 **status\_t MEM\_Erase ( api\_core\_context\_t \* coreCtx, uint32\_t start, uint32\_t lengthInBytes, uint32\_t memoryId )**

## Parameters

<i>address</i>	The start address of the desired flash memory to be erased.
----------------	-------------------------------------------------------------

<i>length</i>	Number of bytes to be read.
<i>memoryId</i>	Indicates the index of the memory type. Please refer to "Memory group definition"

## Return values

<i>kStatus_Success</i>	
<i>#kStatusMemoryRange-Invalid</i>	
<i>#kStatusMemoryAddress-Error</i>	
<i>kStatus_FLASH_Invalid-Argument</i>	
<i>kStatus_FLASH_-AlignmentError</i>	
<i>kStatus_FLASH_Success</i>	
<i>kStatus_FLASH_Address-Error</i>	
<i>kStatus_FLASH_Erase-KeyError</i>	
<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	
<i>kStatus_Fail</i>	
<i>kStatus_FLASH_-CommandFailure</i>	
<i>kStatus_FLASH_-CommandNotSupported</i>	
<i>kStatus_FLASH_Ecc-Error</i>	
<i>kStatus_FLASH_-RegulationLoss</i>	
<i>#kStatusMemoryNot-Configured</i>	

<i>#kStatusMemoryVerify-Failed</i>	
------------------------------------	--

### 5.6.5.7 status\_t MEM\_EraseAll ( api\_core\_context\_t \* coreCtx, uint32\_t memoryId )

Parameters

<i>memoryId</i>	Indicates the index of the memory type. Please refer to "Memory group definition"
-----------------	-----------------------------------------------------------------------------------

Return values

<i>kStatus_Success</i>	
<i>kStatus_Fail</i>	
<i>#kStatus_Command-Unsupported</i>	
<i>kStatus_FLASH_Invalid-Argument</i>	
<i>kStatus_FLASH_-AlignmentError</i>	
<i>kStatus_FLASH_Success</i>	
<i>kStatus_FLASH_Address-Error</i>	
<i>kStatus_FLASH_Erase-KeyError</i>	
<i>kStatus_FLASH_-CommandFailure</i>	
<i>kStatus_FLASH_-CommandNotSupported</i>	
<i>kStatus_FLASH_Ecc-Error</i>	
<i>kStatus_FLASH_-RegulationLoss</i>	

<i>kStatus_FLASH_Modify-ProtectedAreaDisallowed</i>	
<i>#kStatusMemoryVerify-Failed</i>	
<i>#kStatusMemoryNot-Configured</i>	
<i>kStatus_InvalidArgument</i>	

## 5.7 SBLOADER Driver

### 5.7.1 Overview

#### Data Structures

- struct [boot\\_cmd\\_t](#)  
*Boot command definition. [More...](#)*
- struct [boot\\_hdr1\\_t](#)  
*Definition for boot image file header chunk 1. [More...](#)*
- struct [boot\\_hdr2\\_t](#)  
*Definition for boot image file header chunk 2. [More...](#)*
- struct [crc32\\_data\\_t](#)  
*State information for the CRC32 algorithm. [More...](#)*
- struct [ldr\\_Context\\_t](#)  
*Loader context definition. [More...](#)*
- struct [mem\\_region\\_t](#)  
*Memory region information table. [More...](#)*
- struct [mem\\_attribute\\_t](#)  
*Memory Attribute Structure. [More...](#)*
- struct [mem\\_context\\_t](#)  
*Memory context structure. [More...](#)*
- struct [api\\_memory\\_region\\_interface\\_t](#)  
*Memory region interface structure. [More...](#)*
- struct [api\\_memory\\_map\\_entry\\_t](#)  
*Memory entry data structure. [More...](#)*
- struct [api\\_core\\_context\\_t](#)  
*The API context structure. [More...](#)*
- struct [sb3\\_data\\_range\\_header\\_t](#)  
*section data range structure [More...](#)*
- struct [sb3\\_section\\_header\\_t](#)  
*sb3 DATA section header format [More...](#)*
- struct [kb\\_region\\_t](#)  
*Memory region definition. [More...](#)*
- struct [ldr\\_Context\\_v3\\_t](#)  
*Loader context definition. [More...](#)*

#### Macros

- #define [SB\\_FILE\\_MAJOR\\_VERSION](#) (3)  
*Determines the version of SB loader implementation (1: sb1.0; 2: sb2.0; 3.1: sb3.1)*
- #define [kStatusGroup\\_SBLoader](#) (101U)  
*Bootloader status group numbers.*
- #define [RAM\\_REGION\\_COUNT](#) (2U)  
*Contiguous RAM region count.*
- #define [FLASH\\_REGION\\_COUNT](#) (1U)  
*Contiguous FLASH region count.*
- #define [FFR\\_REGION\\_COUNT](#) (1U)  
*Contiguous FFR region count.*

- #define **MEM\_INTERFACE\_COUNT** (4U)  
*Memory Interface count.*
- #define **FLEXSPINOR\_REGION\_COUNT** (1U)  
*Contiguous FLEXSPINOR meomry count.*
- #define **BYTES\_PER\_CHUNK** 16  
*Defines the number of bytes in a cipher block (chunk).*
- #define **BOOT\_SIGNATURE** 0x504d5453  
*Boot image signature in 32-bit little-endian format "PMTS".*
- #define **BOOT\_SIGNATURE2** 0x6c746773  
*Boot image signature in 32-bit little-endian format "lts".*
- #define **FFLG\_DISPLAY\_PROGRESS** 0x0001  
*These define file header flags.*
- #define **SFLG\_SECTION\_BOOTABLE** 0x0001  
*These define section header flags.*
- #define **CFLG\_LAST\_TAG** 0x01  
*These define boot command flags.*
- #define **ROM\_ERASE\_ALL\_MASK** 0x01  
*ROM\_ERASE\_CMD flags.*
- #define **ROM\_JUMP\_SP\_MASK** 0x02  
*ROM\_JUMP\_CMD flags.*
- #define **ROM\_MEM\_DEVICE\_ID\_SHIFT** 0x8  
*Memory device id shift at sb command flags.*
- #define **ROM\_MEM\_DEVICE\_ID\_MASK** 0xff00  
*Memory device id mask.*
- #define **ROM\_MEM\_GROUP\_ID\_SHIFT** 0x4  
*Memory group id shift at sb command flags.*
- #define **ROM\_MEM\_GROUP\_ID\_MASK** 0xf0  
*Memory group id flags mask.*
- #define **ROM\_PROG\_8BYTE\_MASK** 0x01  
*ROM\_PROG\_CMD flags.*
- #define **ROM\_NOP\_CMD** 0x00  
*These define the boot command tags.*
- #define **ROM\_BOOT\_SECTION\_ID** 1  
*Plugin return codes.*
- #define **SB3\_BYTES\_PER\_CHUNK** 16  
*Defines the number of bytes in a cipher block (chunk).*
- #define **SB3\_DATA\_RANGE\_HEADER\_FLAGS\_ERASE\_MASK** (0x1u)  
*bit 0*
- #define **SB3\_DATA\_RANGE\_HEADER\_FLAGS\_LOAD\_MASK** (0x2u)  
*bit 1*
- #define **SBLOADER\_V3\_CMD\_SET\_ALL**  
*The all of the allowed command.*
- #define **SBLOADER\_V3\_CMD\_SET\_IN\_ISP\_MODE**  
*The allowed command set in ISP mode.*
- #define **SBLOADER\_V3\_CMD\_SET\_IN\_REC\_MODE**  
*The allowed command set in recovery mode.*

## Typedefs

- typedef **status\_t**(\* pLdrFnc\_t)(ldr\_Context\_t \*context)

- *Function pointer definition for all loader action functions.*
- typedef [status\\_t](#)(\* [pJumpFnc\\_t](#))(uint32\_t parameter)
- *Jump command function pointer definition.*
- typedef [status\\_t](#)(\* [pCallFnc\\_t](#))(uint32\_t parameter, uint32\_t \*func)
- *Call command function pointer definition.*
- typedef [status\\_t](#)(\* [pLdrFnc\\_v3\\_t](#))(ldr\_Context\_v3\_t \*content)
- *Function pointer definition for all loader action functions.*

## Enumerations

- enum
- *SB loader status codes.*
- enum [section\\_type\\_t](#) { [kSectionNone](#) = 0 }
- *sb3 section definitions*
- enum [sb3\\_cmd\\_t](#)
- *loader command enum*
- enum [kb\\_operation\\_t](#) {
- [kRomAuthenticateImage](#) = 1,
- [kRomLoadImage](#) = 2 }
- *Details of the operation to be performed by the ROM.*

## Functions

- [status\\_t](#) [Sbloader\\_Init](#) ([api\\_core\\_context\\_t](#) \*ctx)
- *Perform the Sbloader runtime environment initialization This API is used for initializing the sbloader state machine before calling the [api\\_sbloader\\_pump](#).*
- [status\\_t](#) [Sbloader\\_Pump](#) ([api\\_core\\_context\\_t](#) \*ctx, uint8\_t \*data, uint32\_t length)
- *Handle the SB data stream This API is used for handling the secure binary(SB3.1 format) data stream, which is used for image update, lifecycle advancing, etc.*
- [status\\_t](#) [Sbloader\\_Finalize](#) ([api\\_core\\_context\\_t](#) \*ctx)
- *Finish the sbloader handling The API is used for finalizing the sbloader operations.*

## 5.7.2 Data Structure Documentation

### 5.7.2.1 struct boot\_cmd\_t

#### Data Fields

- uint8\_t [checksum](#)
- *8-bit checksum over command chunk*
- uint8\_t [tag](#)
- *command tag (identifier)*
- uint16\_t [flags](#)
- *command flags (modifier)*
- uint32\_t [address](#)
- *address argument*



- uint32\_t [count](#)  
*count argument*
- uint32\_t [data](#)  
*data argument*

### 5.7.2.2 struct boot\_hdr1\_t

#### Data Fields

- uint32\_t [hash](#)  
*last 32-bits of SHA-1 hash*
- uint32\_t [signature](#)  
*must equal "STMP"*
- uint8\_t [major](#)  
*major file format version*
- uint8\_t [minor](#)  
*minor file format version*
- uint16\_t [fileFlags](#)  
*global file flags*
- uint32\_t [fileChunks](#)  
*total chunks in the file*

### 5.7.2.3 struct boot\_hdr2\_t

#### Data Fields

- uint32\_t [bootOffset](#)  
*chunk offset to the first boot section*
- uint32\_t [bootSectID](#)  
*section ID of the first boot section*
- uint16\_t [keyCount](#)  
*number of keys in the key dictionary*
- uint16\_t [keyOffset](#)  
*chunk offset to the key dictionary*
- uint16\_t [hdrChunks](#)  
*number of chunks in the header*
- uint16\_t [sectCount](#)  
*number of sections in the image*

### 5.7.2.4 struct crc32\_data\_t

#### Data Fields

- uint32\_t [currentCrc](#)  
*Current CRC value.*
- uint32\_t [byteCountCrc](#)  
*Number of bytes processed.*

## Field Documentation

- (1) `uint32_t crc32_data_t::currentCrc`
- (2) `uint32_t crc32_data_t::byteCountCrc`

### 5.7.2.5 struct \_ldr\_Context

Provides forward reference to the loader context definition.

## Data Fields

- `pLdrFnc_t Action`  
*pointer to loader action function*
- `uint32_t fileChunks`  
*chunks remaining in file*
- `uint32_t sectChunks`  
*chunks remaining in section*
- `uint32_t bootSectChunks`  
*number of chunks we need to complete the boot section*
- `uint32_t receivedChunks`  
*number of chunks we need to complete the boot section*
- `uint16_t fileFlags`  
*file header flags*
- `uint16_t keyCount`  
*number of keys in the key dictionary*
- `uint32_t objectID`  
*ID of the current boot section or image.*
- `crc32_data_t crc32`  
*crc calculated over load command payload*
- `uint8_t * src`  
*source buffer address*
- `chunk_t initVector`  
*decryption initialization vector*
- `chunk_t dek`  
*chunk size DEK if the image is encrypted*
- `chunk_t scratchPad`  
*chunk size scratch pad area*
- `boot_cmd_t bootCmd`  
*current boot command*
- `uint32_t skipCount`  
*Number of chunks to skip.*
- `bool skipToEnd`  
*true if skipping to end of file*
- `uint32_t offsetSignatureBytes`  
*offset to signagure block header in bytesn*

- 5.7.2.6 struct mem\_region\_t
- 5.7.2.7 struct mem\_attribute\_t
- 5.7.2.8 struct mem\_context\_t
- 5.7.2.9 struct api\_memory\_region\_interface\_t
- 5.7.2.10 struct api\_memory\_map\_entry\_t
- 5.7.2.11 struct api\_core\_context\_t
- 5.7.2.12 struct sb3\_data\_range\_header\_t
- 5.7.2.13 struct sb3\_section\_header\_t
- 5.7.2.14 struct kb\_region\_t
- 5.7.2.15 struct \_ldr\_Context\_v3

Provides forward reference to the loader context definition.

## Data Fields

- [pLdrFnc\\_v3\\_t Action](#)  
*pointer to loader action function*
- uint32\_t [block\\_size](#)  
*size of each block in bytes*
- uint32\_t [block\\_data\\_size](#)  
*data size in bytes (NBOOT\_SB3\_CHUNK\_SIZE\_IN\_BYTES)*
- uint32\_t [block\\_data\\_total](#)  
*data max size in bytes (block\_size \* data\_size)*
- uint32\_t [block\\_buffer\\_size](#)  
*block0 and block size*
- uint32\_t [processedBlocks](#)  
*will be used for both block0 and blockx*
- bool [in\\_data\\_block](#)  
*data block offset in a block.*
- bool [in\\_data\\_section](#)  
*in progress of handling a data section within a data block*
- bool [in\\_data\\_range](#)  
*in progress of handling a data range within a data section*
- uint32\_t [commandSet](#)  
*support command set during sb file handling*
- uint8\_t [data\\_buffer](#) [SB3\_DATA\_BUFFER\_SIZE\_IN\_BYTE]  
*temporary data buffer*
- kb\_options\_t [fromAPI](#)  
*options from ROM API*

## Field Documentation

### (1) `bool ldr_Context_v3_t::in_data_block`

in progress of handling a data block within a block

## 5.7.3 Macro Definition Documentation

### 5.7.3.1 `#define BYTES_PER_CHUNK 16`

This is dictated by the encryption algorithm.

### 5.7.3.2 `#define SB3_BYTES_PER_CHUNK 16`

This is dictated by the encryption algorithm.

## 5.7.4 Typedef Documentation

### 5.7.4.1 `typedef status_t(* pLdrFnc_t)(ldr_Context_t *context)`

### 5.7.4.2 `typedef status_t(* pJumpFnc_t)(uint32_t parameter)`

### 5.7.4.3 `typedef status_t(* pCallFnc_t)(uint32_t parameter, uint32_t *func)`

### 5.7.4.4 `typedef status_t(* pLdrFnc_v3_t)(ldr_Context_v3_t *content)`

## 5.7.5 Enumeration Type Documentation

### 5.7.5.1 anonymous enum

### 5.7.5.2 `enum section_type_t`

section type

Enumerator

*kSectionNone* end or invalid

### 5.7.5.3 `enum kb_operation_t`

The [kRomAuthenticateImage](#) operation requires the entire signed image to be available to the application.

Enumerator

***kRomAuthenticateImage*** Authenticate a signed image.

***kRomLoadImage*** Load SB file.

## 5.7.6 Function Documentation

### 5.7.6.1 status\_t Sbloader\_Init ( api\_core\_context\_t \* ctx )

This API should be called after the iap\_api\_init API.

Parameters

<i>ctx</i>	Pointer to IAP API core context structure.
------------	--------------------------------------------

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
------------------------	-------------------------------

### 5.7.6.2 status\_t Sbloader\_Pump ( api\_core\_context\_t \* ctx, uint8\_t \* data, uint32\_t length )

This API should be called after the iap\_api\_init and api\_sbloader\_init APIs.

Parameters

<i>ctx</i>	Pointer to IAP API core context structure.
<i>data</i>	Pointer to source data that is the sb file buffer data.
<i>length</i>	The size of the process buffer data.

Return values

<i>kStatus_Success</i>	Api was executed succesfully.
<i>kStatus_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_Fail</i>	API execution failed.

### 5.7.6.3 status\_t Sbloader\_Finalize ( api\_core\_context\_t \* ctx )

## Parameters

<i>ctx</i>	Pointer to IAP API core context structure.
------------	--------------------------------------------

## Return values

<i>kStatus_Success</i>	Api was executed succesfully.
------------------------	-------------------------------

## 5.8 NBOOT Driver

### 5.8.1 Overview

#### Data Structures

- struct [nboot\\_secure\\_counter\\_t](#)  
*Data structure holding secure counter value used by nboot library. [More...](#)*
- struct [nboot\\_context\\_t](#)  
*NBOOT context type. [More...](#)*
- struct [nboot\\_rot\\_auth\\_parms\\_t](#)  
*NBOOT type for the root of trust parameters. [More...](#)*
- struct [nboot\\_sb3\\_load\\_manifest\\_parms\\_t](#)  
*manifest loading parameters [More...](#)*
- struct [nboot\\_img\\_auth\\_ecdsa\\_parms\\_t](#)  
*Data structure holding input arguments to POR secure boot (authentication) algorithm. [More...](#)*
- struct [nboot\\_img\\_authenticate\\_cmac\\_parms\\_t](#)  
*Data structure holding input arguments for CMAC authentication. [More...](#)*

#### Macros

- #define [NXPCLHASH\\_WA\\_SIZE\\_MAX](#) (128U + 64U)  
*Define the max workarea size required for this component.*
- #define [NXPCLCSS\\_HASH\\_RTF\\_OUTPUT\\_SIZE\\_HAL](#) ((size\_t)32U)  
*Size of RTF appendix to hash output buffer, in bytes.*
- #define [kNBOOT\\_RootKeyUsage\\_DebugCA\\_ImageCA\\_FwCA\\_ImageKey\\_FwKey](#) (0x0U)  
*NBOOT type for the root key usage.*
- #define [kNBOOT\\_RootKey\\_Enabled](#) (0xAAU)  
*NBOOT type for the root key revocation.*
- #define [kNBOOT\\_RootKey\\_Ecdsa\\_P256](#) (0x0000FE01U)  
*NBOOT type specifying the elliptic curve to be used.*
- #define [nboot\\_lc\\_nxpBlank](#) (0xFFFF0000U)  
*Enumeration for SoC Lifecycle.*

#### Typedefs

- typedef uint32\_t [nboot\\_status\\_t](#)  
*Type for nboot status codes.*
- typedef uint64\_t [nboot\\_status\\_protected\\_t](#)  
*Type for nboot protected status codes.*

## Enumerations

- enum {  
   kStatus\_NBOOT\_Success = 0x5A5A5A5AU,  
   kStatus\_NBOOT\_Fail = 0x5A5AA5A5U,  
   kStatus\_NBOOT\_InvalidArgument = 0x5A5AA5F0U,  
   kStatus\_NBOOT\_RequestTimeout = 0x5A5AA5E1U,  
   kStatus\_NBOOT\_KeyNotLoaded = 0x5A5AA5E2U,  
   kStatus\_NBOOT\_AuthFail = 0x5A5AA5E4U,  
   kStatus\_NBOOT\_OperationNotAvailable = 0x5A5AA5E5U,  
   kStatus\_NBOOT\_KeyNotAvailable = 0x5A5AA5E6U,  
   kStatus\_NBOOT\_IvCounterOverflow = 0x5A5AA5E7U,  
   kStatus\_NBOOT\_SelftestFail = 0x5A5AA5E8U,  
   kStatus\_NBOOT\_InvalidDataFormat = 0x5A5AA5E9U,  
   kStatus\_NBOOT\_IskCertUserDataTooBig,  
   kStatus\_NBOOT\_IskCertSignatureOffsetTooSmall,  
   kStatus\_NBOOT\_MemcpyFail = 0x5A5A845AU }  
   nboot status codes.
- enum nboot\_bool\_t {  
   kNBOOT\_TRUE = 0x3C5AC33CU,  
   kNBOOT\_TRUE256 = 0x3C5AC35AU,  
   kNBOOT\_TRUE384 = 0x3C5AC3A5U,  
   kNBOOT\_FALSE = 0x5AA55AA5U }  
   Boolean type for the NBOOT functions.

## Functions

- `status_t NBOOT_GenerateRandom (uint8_t *output, size_t outputByteLen)`  
   This API function is used to generate random number with specified length.
- `nboot_status_t NBOOT_ContextInit (nboot_context_t *context)`  
   The function is used for initializing of the nboot context data structure.
- `nboot_status_t NBOOT_ContextDeinit (nboot_context_t *context)`  
   The function is used to deinitialize nboot context data structure.
- `nboot_status_protected_t NBOOT_Sb3LoadManifest (nboot_context_t *context, uint32_t *manifest, nboot_sb3_load_manifest_params_t *parms)`  
   Verify NBOOT SB3.1 manifest (header message)
- `nboot_status_protected_t NBOOT_Sb3LoadBlock (nboot_context_t *context, uint32_t *block)`  
   Verify NBOOT SB3.1 block.
- `nboot_status_protected_t NBOOT_ImgAuthenticateEcdsa (nboot_context_t *context, uint8_t imageStartAddress[], nboot_bool_t *isSignatureVerified, nboot_img_auth_ecdsa_params_t *parms)`  
   This function authenticates image with asymmetric cryptography.
- `nboot_status_protected_t NBOOT_ImgAuthenticateCmac (nboot_context_t *context, uint8_t imageStartAddress[], nboot_bool_t *isSignatureVerified, nboot_img_authenticate_cmac_params_t *parms)`  
   This function calculates the CMAC over the given image and compares it to the expected value.



## 5.8.2 Data Structure Documentation

### 5.8.2.1 struct nboot\_secure\_counter\_t

### 5.8.2.2 struct nboot\_context\_t

This type defines the NBOOT context

#### Data Fields

- uint32\_t [totalBlocks](#)  
*holds number of SB3 blocks.*
- uint32\_t [processData](#)  
*flag, initialized by nboot\_sb3\_load\_header().*
- uint32\_t [timeout](#)  
*timeout value for css operation.*
- uint32\_t [keyinfo](#) [NBOOT\_KEYINFO\_WORDLEN]  
*data for NBOOT key management.*
- uint32\_t [context](#) [NBOOT\_CONTEXT\_WORDLEN]  
*work area for NBOOT lib.*
- uint32\_t [uuid](#) [4]  
*holds UUID value from NMPA*
- uint32\_t [prngReadyFlag](#)  
*flag, used by nboot\_rng\_generate\_lq\_random() to determine whether CSS is ready to generate rnd number*
- uint32\_t [oemShareValidFlag](#)  
*flag, used during TP to determine whether valid oemShare was set by nboot\_tp\_isp\_gen\_oem\_master\_share()*
- uint32\_t [oemShare](#) [4]  
*buffer to store OEM\_SHARE computed by nxpCLTrustProv\_nboot\_isp\_gen\_oem\_master\_share()*
- [nboot\\_secure\\_counter\\_t secureCounter](#)  
*Secure counter used by nboot.*

#### Field Documentation

##### (1) uint32\_t nboot\_context\_t::totalBlocks

Initialized by nboot\_sb3\_load\_header().

##### (2) uint32\_t nboot\_context\_t::processData

SB3 related flag set by NBOOT in case the nboot\_sb3\_load\_block() provides plain data to output buffer (for processing by ROM SB3 loader)

##### (3) uint32\_t nboot\_context\_t::timeout

In case it is 0, infinite wait is performed

(4) `uint32_t nboot_context_t::keyinfo[NBOOT_KEYINFO_WORDLEN]`

(5) `uint32_t nboot_context_t::context[NBOOT_CONTEXT_WORDLEN]`

### 5.8.2.3 struct nboot\_rot\_auth\_parms\_t

This type defines the NBOOT root of trust parameters

#### Data Fields

- `nboot_root_key_revocation_t` [soc\\_rootKeyRevocation](#) [NBOOT\_ROOT\_CERT\_COUNT]  
*Provided by caller based on NVM information in CFPA: ROTKH\_REVOKE.*
- `uint32_t` [soc\\_imageKeyRevocation](#)  
*Provided by caller based on NVM information in CFPA: IMAGE\_KEY\_REVOKE.*
- `uint32_t` [soc\\_rkh](#) [12]  
*Provided by caller based on NVM information in CMPA: ROTKH (hash of hashes)*
- `uint32_t` [soc\\_numberOfRootKeys](#)  
*unsigned int, between minimum = 1 and maximum = 4;*
- `nboot_root_key_usage_t` [soc\\_rootKeyUsage](#) [NBOOT\_ROOT\_CERT\_COUNT]  
*CMPA.*
- `nboot_root_key_type_and_length_t` [soc\\_rootKeyTypeAndLength](#)  
*static selection between ECDSA P-256 or ECDSA P-384 based root keys*

#### Field Documentation

(1) `uint32_t nboot_rot_auth_parms_t::soc_rkh[12]`

In case of `kNBOOT_RootKey_Ecdsa_P384`, `sock_rkh[0..11]` are used In case of `kNBOOT_RootKey_Ecdsa_P256`, `sock_rkh[0..7]` are used

### 5.8.2.4 struct nboot\_sb3\_load\_manifest\_parms\_t

This type defines the NBOOT SB3.1 manifest loading parameters

#### Data Fields

- `nboot_rot_auth_parms_t` [soc\\_RoTNVM](#)  
*trusted information originated from CFPA and NMPA*
- `uint32_t` [soc\\_trustedFirmwareVersion](#)  
*Provided by caller based on NVM information in CFPA: Secure\_FW\_Version.*

### 5.8.2.5 struct nboot\_img\_auth\_ecdsa\_parms\_t

Shall be read from SoC trusted NVM or SoC fuses.

## Data Fields

- `nboot_rot_auth_parms_t` `soc_RoTNVM`  
*trusted information originated from CFPA and NMPA*
- `uint32_t` `soc_trustedFirmwareVersion`  
*Provided by caller based on NVM information in CFPA: Secure\_FW\_Version.*

### 5.8.2.6 struct nboot\_img\_authenticate\_cmac\_parms\_t

## Data Fields

- `uint32_t` `expectedMAC` [4]  
*expected MAC result*

## 5.8.3 Macro Definition Documentation

### 5.8.3.1 #define kNBOOT\_RootKeyUsage\_DebugCA\_ImageCA\_FwCA\_ImageKey\_Fw-Key (0x0U)

This type defines the NBOOT root key usage; any other value means the root key is not valid (treat as if revoked).

### 5.8.3.2 #define kNBOOT\_RootKey\_Enabled (0xAAU)

This type defines the NBOOT root key revocation; any other value means the root key is revoked.

### 5.8.3.3 #define kNBOOT\_RootKey\_Ecdsa\_P256 (0x0000FE01U)

This type defines the elliptic curve type and length

### 5.8.3.4 #define nboot\_lc\_nxpBlank (0xFFFF0000U)

## 5.8.4 Enumeration Type Documentation

### 5.8.4.1 anonymous enum

Enumerator

*kStatus\_NBOOT\_Success* Operation completed successfully.  
*kStatus\_NBOOT\_Fail* Operation failed.  
*kStatus\_NBOOT\_InvalidArgument* Invalid argument passed to the function.  
*kStatus\_NBOOT\_RequestTimeout* Operation timed out.  
*kStatus\_NBOOT\_KeyNotLoaded* The requested key is not loaded.

***kStatus\_NBOOT\_AuthFail*** Authentication failed.

***kStatus\_NBOOT\_OperationNotAvailable*** Operation not available on this HW.

***kStatus\_NBOOT\_KeyNotAvailable*** Key is not available.

***kStatus\_NBOOT\_IvCounterOverflow*** Overflow of IV counter (PRINCE/IPED).

***kStatus\_NBOOT\_SelftestFail*** FIPS self-test failure.

***kStatus\_NBOOT\_InvalidDataFormat*** Invalid data format for example antipole.

***kStatus\_NBOOT\_IskCertUserDataTooBig*** Size of User data in ISK certificate is greater than 96 bytes.

***kStatus\_NBOOT\_IskCertSignatureOffsetTooSmall*** Signature offset in ISK certificate is smaller than expected.

***kStatus\_NBOOT\_MemcpyFail*** Unexpected error detected during nboot\_memcpy()

#### 5.8.4.2 enum nboot\_bool\_t

This type defines boolean values used by NBOOT functions that are not easily disturbed by Fault Attacks

Enumerator

***kNBOOT\_TRUE*** Value for TRUE.

***kNBOOT\_TRUE256*** Value for TRUE when P256 was used to sign the image.

***kNBOOT\_TRUE384*** Value for TRUE when P384 was used to sign the image.

***kNBOOT\_FALSE*** Value for FALSE.

### 5.8.5 Function Documentation

#### 5.8.5.1 status\_t NBOOT\_GenerateRandom ( uint8\_t \* *output*, size\_t *outputByteLen* )

Parameters

<i>output</i>	Pointer to random number buffer
<i>outputByteLen</i>	length of generated random number in bytes. Length has to be in range <1, 2 <sup>16</sup> >

Return values

<b><i>kStatus_NBOOT_InvalidArgument</i></b>	Invalid input parameters (Input pointers points to NULL or length is invalid)
---------------------------------------------	-------------------------------------------------------------------------------

<i>kStatus_NBOOT_Success</i>	Operation successfully finished
<i>kStatus_NBOOT_Fail</i>	Error occurred during operation

#### 5.8.5.2 nboot\_status\_t NBOOT\_ContextInit ( nboot\_context\_t \* *context* )

It should be called prior to any other calls of nboot API.

##### Parameters

<i>nbootCtx</i>	Pointer to <a href="#">nboot_context_t</a> structure.
-----------------	-------------------------------------------------------

##### Return values

<i>kStatus_NBOOT_Success</i>	Operation successfully finished
<i>kStatus_NBOOT_Fail</i>	Error occurred during operation

#### 5.8.5.3 nboot\_status\_t NBOOT\_ContextDeinit ( nboot\_context\_t \* *context* )

Its contents are overwritten with random data so that any sensitive data does not remain in memory.

##### Parameters

<i>context</i>	Pointer to <a href="#">nboot_context_t</a> structure.
----------------	-------------------------------------------------------

##### Return values

<i>kStatus_NBOOT_Success</i>	Operation successfully finished
<i>kStatus_NBOOT_Fail</i>	Error occurred during operation

#### 5.8.5.4 nboot\_status\_protected\_t NBOOT\_Sb3LoadManifest ( nboot\_context\_t \* *context*, uint32\_t \* *manifest*, nboot\_sb3\_load\_manifest\_parms\_t \* *parms* )

This function verifies the NBOOT SB3.1 manifest (header message), initializes the context and loads keys into the CSS key store so that they can be used by `nboot_sb3_load_block` function. The NBOOT context has to be initialized by the function `nboot_context_init` before calling this function. Please note that this API is intended to be used only by users who needs to split FW update process (loading of SB3.1 file) to partial steps to customize whole operation. For regular SB3.1 processing, please use API described in chapter SBloader APIs.

## Parameters

<i>nbootCtx</i>	Pointer to <a href="#">nboot_context_t</a> structure.
<i>manifest</i>	Pointer to the input manifest buffer
<i>params</i>	additional input parameters. Please refer to <a href="#">nboot_sb3_load_manifest_parms_t</a> definition for details.

## Return values

<a href="#">kStatus_NBOOT_Success</a>	Operation successfully finished
<a href="#">kStatus_NBOOT_Fail</a>	Error occurred during operation

#### 5.8.5.5 **nboot\_status\_protected\_t NBOOT\_Sb3LoadBlock ( nboot\_context\_t \* context, uint32\_t \* block )**

This function verifies and decrypts an NBOOT SB3.1 block. Decryption is performed in-place. The NBOOT context has to be initialized by the function `nboot_context_init` before calling this function. Please note that this API is intended to be used only by users who needs to split FW update process (loading of SB3.1 file) to partial steps to customize whole operation. For regular SB3.1 processing, please use API described in chapter SBloader APIs.

## Parameters

<i>context</i>	Pointer to <a href="#">nboot_context_t</a> structure.
<i>block</i>	Pointer to the input SB3.1 data block

## Return values

<a href="#">kStatus_NBOOT_Success</a>	successfully finished
<a href="#">kStatus_NBOOT_Fail</a>	occured during operation

#### 5.8.5.6 **nboot\_status\_protected\_t NBOOT\_ImgAuthenticateEcdsa ( nboot\_context\_t \* context, uint8\_t imageStartAddress[], nboot\_bool\_t \* isSignatureVerified, nboot\_img\_auth\_ecdsa\_parms\_t \* parms )**

The NBOOT context has to be initialized by the function `nboot_context_init` before calling this function.

## Parameters

<i>context</i>	Pointer to <a href="#">nboot_context_t</a> structure.
<i>imageStart-Address</i>	Pointer to start of the image in memory.
<i>isSignature-Verified</i>	Pointer to memory holding function call result. After the function returns, the value will be set to kNBOOT_TRUE when the image is authentic. Any other value means the authentication does not pass.
<i>parms</i>	Pointer to a data structure in trusted memory, holding input parameters for the algorithm. The data structure shall be correctly filled before the function call.

## Return values

<a href="#">kStatus_NBOOT_Success</a>	Operation successfully finished
<a href="#">kStatus_NBOOT_Fail</a>	Returned in all other cases. Doesn't always mean invalid image, it could also mean transient error caused by short time environmental conditions.

#### 5.8.5.7 nboot\_status\_protected\_t NBOOT\_ImgAuthenticateCmac ( nboot\_context\_t \* context, uint8\_t imageStartAddress[], nboot\_bool\_t \* isSignatureVerified, nboot\_img\_authenticate\_cmac\_parms\_t \* parms )

To be more resistant against SPA, it is recommended that imageStartAddress is word aligned. The NBOOT context has to be initialized by the nboot\_context\_init() before calling this function.

## Parameters

<i>context</i>	Pointer to <a href="#">nboot_context_t</a> structure.
<i>imageStart-Address</i>	Pointer to start of the image in memory.
<i>isSignature-Verified</i>	Pointer to memory holding function call result. After the function returns, the value will be set to
<i>parms</i>	Pointer to a data structure in trusted memory, holding the reference MAC. The data structure shall be correctly filled before the function call.

## Return values

<i>kStatus_NBOOT_Success</i>	
<i>kStatus_NBOOT_Fail</i>	



## 5.9 NBOOT\_HAL Driver

### 5.9.1 Overview

#### Files

- file [fsl\\_nboot\\_hal.h](#)

#### Data Structures

- struct [nboot\\_sb3\\_header\\_t](#)  
*NBOOT SB3.1 header type. [More...](#)*
- struct [nboot\\_certificate\\_header\\_block\\_t](#)  
*NBOOT type for the header of the certificate block. [More...](#)*
- struct [nboot\\_ctrk\\_hash\\_table\\_t](#)  
*NBOOT type for the hash table. [More...](#)*
- struct [nboot\\_ecdsa\\_public\\_key\\_t](#)  
*NBOOT type for an ECC point. [More...](#)*
- struct [nboot\\_root\\_certificate\\_block\\_t](#)  
*NBOOT type for the root certificate block. [More...](#)*
- struct [nboot\\_ecdsa\\_signature\\_t](#)  
*NBOOT type for an ECC signature. [More...](#)*
- struct [nboot\\_isk\\_block\\_t](#)  
*NBOOT type for the isk block. [More...](#)*
- struct [nboot\\_certificate\\_block\\_t](#)  
*NBOOT type for the certificate block. [More...](#)*

#### Macros

- #define [NBOOT\\_UUID\\_SIZE\\_IN\\_WORD](#) (4)  
*The size of the UUID.*
- #define [NBOOT\\_PUF\\_AC\\_SIZE\\_IN\\_BYTE](#) (996)  
*The size of the PUF activation code.*
- #define [NBOOT\\_PUF\\_KC\\_SIZE\\_IN\\_BYTE](#) (84)  
*The size of the PUF key code.*
- #define [NBOOT\\_KEY\\_STORE\\_SIZE\\_IN\\_BYTE](#) (NBOOT\_PUF\_AC\_SIZE\_IN\_BYTE + 8)  
*The size of the key store.*
- #define [NBOOT\\_ROOT\\_ROT\\_KH\\_SIZE\\_IN\\_WORD](#) (12)  
*The size of the root of trust key table hash.*
- #define [NBOOT\\_KEY\\_BLOB\\_SIZE\\_IN\\_BYTE\\_256](#) (32)  
*The size of the blob with Key Blob.*
- #define [NBOOT\\_DBG\\_AUTH\\_DBG\\_STATE\\_MASK](#) (0x0000FFFFu)  
*The mask of the value of the debug state .*
- #define [NBOOT\\_DBG\\_AUTH\\_DBG\\_STATE\\_SHIFT](#) (16)  
*The shift inverted value of the debug state.*
- #define [NBOOT\\_DBG\\_AUTH\\_DBG\\_STATE\\_ALL\\_DISABLED](#) (0xFFFF0000u)  
*The value with all debug feature disabled.*
- #define [NBOOT\\_DICE\\_CSR\\_SIZE\\_IN\\_WORD](#) (36)

- *The size of the DICE certificate.*  
• #define **NBOOT\_DICE\_CSR\_ADDRESS** (0x30000000u)
- *The physical address to put the DICE certificate.*  
• #define **NBOOT\_IPED\_IV\_OFFSET** (3U)
- *The offset for the PRCINE/IPED erase region return by nboot mem checker.*

## Typedefs

- typedef uint32\_t **nboot\_timestamp\_t** [2]  
*NBOOT type for a timestamp.*
- typedef uint8\_t **nboot\_ecc\_coordinate\_t** [NBOOT\_EC\_COORDINATE\_MAX\_SIZE]  
*NBOOT type for an ECC coordinate.*

## Enumerations

- enum **nboot\_hash\_algo\_t** {  
**kHASH\_Sha1** = 1,  
**kHASH\_Sha256** = 2,  
**kHASH\_Sha512** = 3,  
**kHASH\_Aes** = 4,  
**kHASH\_AesIcb** = 5 }  
*Algorithm used for nboot HASH operation.*

## 5.9.2 Data Structure Documentation

### 5.9.2.1 struct nboot\_sb3\_header\_t

This type defines the header used in the SB3.1 manifest

#### Data Fields

- uint32\_t **magic**  
*offset 0x00: Fixed 4-byte string of 'sbv3' without the trailing NULL*
- uint32\_t **formatVersion**  
*offset 0x04: (major = 3, minor = 1); The format version determines the manifest (block0) size.*
- uint32\_t **flags**  
*offset 0x08: not defined yet, keep zero for future compatibility*
- uint32\_t **blockCount**  
*offset 0x0C: Number of blocks not including the manifest (block0).*
- uint32\_t **blockSize**  
*offset 0x10: Size in bytes of data block (repeated blockCount times for SB3 data stream).*
- **nboot\_timestamp\_t** **timeStamp**  
*offset 0x14: 64-bit value used as key derivation data.*
- uint32\_t **firmwareVersion**  
*offset 0x1c: Version number of the included firmware*

- uint32\_t [imageTotalLength](#)  
*offset 0x20: Total manifest length in bytes, including signatures etc.*
- uint32\_t [imageType](#)  
*offset 0x24: image type and flags*
- uint32\_t [certificateBlockOffset](#)  
*offset 0x28: Offset from start of header block to the certificate block.*
- uint8\_t [description](#) [16]  
*offset 0x32: This field provides description of the file.*

#### Field Documentation

- (1) uint32\_t nboot\_sb3\_header\_t::formatVersion
- (2) uint32\_t nboot\_sb3\_header\_t::blockCount
- (3) uint32\_t nboot\_sb3\_header\_t::blockSize
- (4) nboot\_timestamp\_t nboot\_sb3\_header\_t::timeStamp
- (5) uint32\_t nboot\_sb3\_header\_t::imageTotalLength
- (6) uint32\_t nboot\_sb3\_header\_t::certificateBlockOffset
- (7) uint8\_t nboot\_sb3\_header\_t::description[16]

It is an arbitrary string injected by the signing tool, which helps to identify the file.

#### 5.9.2.2 struct nboot\_certificate\_header\_block\_t

This type defines the NBOOT header of the certificate block, it is part of the [nboot\\_certificate\\_block\\_t](#)

#### Data Fields

- uint32\_t [magic](#)  
*magic number.*
- uint32\_t [formatMajorMinorVersion](#)  
*format major minor version*
- uint32\_t [certBlockSize](#)  
*Size of the full certificate block.*

#### Field Documentation

- (1) uint32\_t nboot\_certificate\_header\_block\_t::magic

#### 5.9.2.3 struct nboot\_ctrk\_hash\_table\_t

This type defines the NBOOT hash table

#### 5.9.2.4 struct nboot\_ecdsa\_public\_key\_t

This type defines the NBOOT ECC point type

##### Data Fields

- [nboot\\_ecc\\_coordinate\\_t x](#)  
*x portion of the ECDSA public key, up to 384-bits.*
- [nboot\\_ecc\\_coordinate\\_t y](#)  
*y portion of the ECDSA public key, up to 384-bits.*

##### Field Documentation

(1) [nboot\\_ecc\\_coordinate\\_t nboot\\_ecdsa\\_public\\_key\\_t::x](#)

big endian.

(2) [nboot\\_ecc\\_coordinate\\_t nboot\\_ecdsa\\_public\\_key\\_t::y](#)

big endian.

#### 5.9.2.5 struct nboot\_root\_certificate\_block\_t

This type defines the NBOOT root certificate block, it is part of the [nboot\\_certificate\\_block\\_t](#)

##### Data Fields

- [uint32\\_t flags](#)  
*root certificate flags*
- [nboot\\_ctrk\\_hash\\_table\\_t ctrkHashTable](#)  
*hash table*
- [nboot\\_ecdsa\\_public\\_key\\_t rootPublicKey](#)  
*root public key*

#### 5.9.2.6 struct nboot\_ecdsa\_signature\_t

This type defines the NBOOT ECC signature type

##### Data Fields

- [nboot\\_ecc\\_coordinate\\_t r](#)  
*r portion of the ECDSA signature, up to 384-bits.*
- [nboot\\_ecc\\_coordinate\\_t s](#)  
*s portion of the ECDSA signature, up to 384-bits.*

## Field Documentation

(1) `nboot_ecc_coordinate_t nboot_ecdsa_signature_t::r`

big endian.

(2) `nboot_ecc_coordinate_t nboot_ecdsa_signature_t::s`

big endian.

### 5.9.2.7 struct nboot\_isk\_block\_t

This type defines the constant length part of an NBOOT isk block

## Data Fields

- `uint32_t signatureOffset`  
*Offset of signature in ISK block.*
- `uint32_t constraints`  
*Version number of signing certificate.*
- `uint32_t iskFlags`  
*Reserved for definition of ISK certificate flags.*
- `nboot_ecdsa_public_key_t iskPubKey`  
*Public key of signing certificate.*
- `nboot_ecdsa_public_key_t userData`  
*Space for at least one additional public key.*
- `nboot_ecdsa_signature_t iskSign`  
*ISK signature.*

## Field Documentation

(1) `uint32_t nboot_isk_block_t::signatureOffset`

(2) `uint32_t nboot_isk_block_t::constraints`

(3) `uint32_t nboot_isk_block_t::iskFlags`

(4) `nboot_ecdsa_public_key_t nboot_isk_block_t::iskPubKey`

Variable length; only used to determine start address

### 5.9.2.8 struct nboot\_certificate\_block\_t

This type defines the constant length part of an NBOOT certificate block

## Data Fields

- [nboot\\_isk\\_block\\_t iskBlock](#)

*Details of selected root certificate (root certificate which will be used for ISK signing/SB3 header signing)*

## 5.9.3 Macro Definition Documentation

**5.9.3.1 #define NBOOT\_UUID\_SIZE\_IN\_WORD (4)**

**5.9.3.2 #define NBOOT\_PUF\_AC\_SIZE\_IN\_BYTE (996)**

**5.9.3.3 #define NBOOT\_PUF\_KC\_SIZE\_IN\_BYTE (84)**

**5.9.3.4 #define NBOOT\_KEY\_STORE\_SIZE\_IN\_BYTE (NBOOT\_PUF\_AC\_SIZE\_IN\_BYTE + 8)**

**5.9.3.5 #define NBOOT\_ROOT\_ROT\_KH\_SIZE\_IN\_WORD (12)**

**5.9.3.6 #define NBOOT\_KEY\_BLOB\_SIZE\_IN\_BYTE\_256 (32)**

**5.9.3.7 #define NBOOT\_DBG\_AUTH\_DBG\_STATE\_MASK (0x0000FFFFu)**

**5.9.3.8 #define NBOOT\_DBG\_AUTH\_DBG\_STATE\_SHIFT (16)**

**5.9.3.9 #define NBOOT\_DBG\_AUTH\_DBG\_STATE\_ALL\_DISABLED (0xFFFF0000u)**

**5.9.3.10 #define NBOOT\_DICE\_CSR\_SIZE\_IN\_WORD (36)**

**5.9.3.11 #define NBOOT\_DICE\_CSR\_ADDRESS (0x30000000u)**

**5.9.3.12 #define NBOOT\_IPED\_IV\_OFFSET (3U)**

## 5.9.4 Typedef Documentation

**5.9.4.1 typedef uint32\_t nboot\_timestamp\_t[2]**

This type defines the NBOOT timestamp

**5.9.4.2 typedef uint8\_t nboot\_ecc\_coordinate\_t[NBOOT\_EC\_COORDINATE\_MAX\_SIZE]**

This type defines the NBOOT ECC coordinate type ECC point coordinate, up to 384-bits. big endian.

## 5.9.5 Enumeration Type Documentation

### 5.9.5.1 enum nboot\_hash\_algo\_t

Enumerator

*kHASH\_Sha1* SHA\_1.  
*kHASH\_Sha256* SHA\_256.  
*kHASH\_Sha512* SHA\_512.  
*kHASH\_Aes* AES.  
*kHASH\_AesIcb* AES\_ICB.

## 5.10 RUNBOOTLOADER Driver

### 5.10.1 Overview

#### Functions

- void [bootloader\\_user\\_entry](#) (void \*arg)  
*Run the Bootloader API to force into the ISP mode base on the user arg.*

### 5.10.2 Function Documentation

#### 5.10.2.1 void bootloader\_user\_entry ( void \* *arg* )

##### Parameters

<i>arg</i>	Indicates API prototype fields definition. Refer to the above user_app_boot_invoke_option_t structure
------------	-------------------------------------------------------------------------------------------------------



# Chapter 6

## Power Driver

### 6.1 Overview

Power driver provides APIs to control peripherals power and control the system power mode.

#### Macros

- #define **WAKEUP\_SYS** (1UL << 0) /\*!< [SLEEP, DEEP SLEEP ] \*/ /\* WWDT0\_IRQ and BOD\_IRQ\*/  
*Low Power Modes Wake up sources.*
- #define **WAKEUP\_SDMA0** (1UL << 1)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_GLOBALINT0** (1UL << 2)  
*[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_GPIO\_GLOBALINT1** (1UL << 3)  
*[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_GPIO\_INT0\_0** (1UL << 4)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_1** (1UL << 5)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_2** (1UL << 6)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_3** (1UL << 7)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_UTICK** (1UL << 8)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_MRT** (1UL << 9)  
*[SLEEP, ]*
- #define **WAKEUP\_TIMER0** (1UL << 10)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_TIMER1** (1UL << 11)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_SCT** (1UL << 12)  
*[SLEEP, ]*
- #define **WAKEUP\_TIMER3** (1UL << 13)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM0** (1UL << 14)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM1** (1UL << 15)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM2** (1UL << 16)  
*[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM3** (1UL << 17)  
*[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_FLEXCOMM4** (1UL << 18)

- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_FLEXCOMM5** (1UL << 19)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_FLEXCOMM6** (1UL << 20)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_FLEXCOMM7** (1UL << 21)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_ADC0** (1UL << 22)
- *[SLEEP, ]*  
• #define **WAKEUP\_ADC1** (1UL << 23)
- *[SLEEP, ]*  
• #define **WAKEUP\_ACOMP** (1UL << 24)
- *[SLEEP, DEEP SLEEP, POWER DOWN]*  
• #define **WAKEUP\_DMIC** (1UL << 25)
- *[SLEEP, ]*  
• #define **WAKEUP\_HWVAD** (1UL << 26)
- *[SLEEP, DEEP SLEEP, ]*  
• #define **WAKEUP\_USB0\_NEEDCLK** (1UL << 27)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_USB0** (1UL << 28)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_RTC\_ALARM\_WAKEUP** (1UL << 29)
- *[SLEEP, DEEP SLEEP, POWER DOWN, DEEP POWER DOWN]*  
• #define **WAKEUP\_EZH\_ARCH\_B** (1UL << 30)
- *[SLEEP, ]*  
• #define **WAKEUP\_WAKEUP\_MAILBOX** (1UL << 31)
- *[SLEEP, DEEP SLEEP, ]*  
• #define **WAKEUP\_GPIO\_INT0\_4** (1UL << 0)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_GPIO\_INT0\_5** (1UL << 1)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_GPIO\_INT0\_6** (1UL << 2)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_GPIO\_INT0\_7** (1UL << 3)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_TIMER2** (1UL << 4)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_TIMER4** (1UL << 5)
- *[SLEEP, DEEP SLEEP]*  
• #define **WAKEUP\_OS\_EVENT\_TIMER** (1UL << 6)
- *[SLEEP, DEEP SLEEP, POWER DOWN, DEEP POWER DOWN]*  
• #define **WAKEUP\_FLEXSPI** (1UL << 7)
- *[SLEEP, ]*  
• #define **WAKEUP\_CAN0\_0** (1UL << 11)
- *[SLEEP, ]*  
• #define **WAKEUP\_CAN0\_1** (1UL << 12)
- *[SLEEP, ]*  
• #define **WAKEUP\_SPIFILTER** (1UL << 13)
- *[SLEEP, ]*  
• #define **WAKEUP\_SEC\_HYPERVISOR\_CALL** (1UL << 17)
- *[SLEEP, ]*

- #define `WAKEUP_SEC_GPIO_INT0_0` (1UL << 18)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_SEC_GPIO_INT0_1` (1UL << 19)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_SEC_VIO` (1UL << 21)  
    *[SLEEP, ]*
- #define `WAKEUP_CSS_IRQ0` (1UL << 22)  
    *[SLEEP, ]*
- #define `WAKEUP_PKC` (1UL << 23)  
    *[SLEEP, ]*
- #define `WAKEUP_PUF` (1UL << 24)  
    *[SLEEP, ]*
- #define `WAKEUP_PQ` (1UL << 25)  
    *[SLEEP, ]*
- #define `WAKEUP_SDMA1` (1UL << 26)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_LSPI_HS` (1UL << 27)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_CODE_WDG` (1UL << 28)  
    *[SLEEP, ]*
- #define `WAKEUP_I3C` (1UL << 30)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_NEUTRON` (1UL << 0)  
    *[SLEEP, ]*
- #define `WAKEUP_CSS_IRQ1` (1UL << 1)  
    *[SLEEP, ]*
- #define `WAKEUP_DAC0` (1UL << 10)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_DAC1` (1UL << 11)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_DAC2` (1UL << 12)  
    *[SLEEP, DEEP SLEEP]*
- #define `WAKEUP_HS_COMP0` (1UL << 13)  
    *[SLEEP, ]*
- #define `WAKEUP_HS_COMP1` (1UL << 14)  
    *[SLEEP, ]*
- #define `WAKEUP_HS_COMP2` (1UL << 15)  
    *[SLEEP, ]*
- #define `WAKEUP_FLEXPWM0_CAPTURE` (1UL << 16)  
    *[SLEEP, ]*
- #define `WAKEUP_FLEXPWM0_FAULT` (1UL << 17)  
    *[SLEEP, ]*
- #define `WAKEUP_FLEXPWM0_RELOAD_ERROR` (1UL << 18)  
    *[SLEEP, ]*
- #define `WAKEUP_FLEXPWM0_COMPARE0` (1UL << 19)  
    *[SLEEP, ]*
- #define `WAKEUP_FLEXPWM0_RELOAD0` (1UL << 20)  
    *[SLEEP, ]*
- #define `WAKEUP_FLEXPWM0_COMPARE1` (1UL << 21)  
    *[SLEEP, ]*
- #define `WAKEUP_FLEXPWM0_RELOAD1` (1UL << 22)

- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM0\_COMPARE2 (1UL << 23)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM0\_RELOAD2 (1UL << 24)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM0\_COMPARE3 (1UL << 25)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM0\_RELOAD3 (1UL << 26)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_CAPTURE (1UL << 27)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_FAULT (1UL << 28)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_RELOAD\_ERROR (1UL << 29)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_COMPARE0 (1UL << 30)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_RELOAD0 (1UL << 31)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_COMPARE1 (1UL << 0)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_RELOAD1 (1UL << 1)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_COMPARE2 (1UL << 2)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_RELOAD2 (1UL << 3)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_COMPARE3 (1UL << 4)
- *[SLEEP, ]*  
• #define WAKEUP\_FLEXPWM1\_RELOAD3 (1UL << 5)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC0\_COMPARE (1UL << 6)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC0\_HOME (1UL << 7)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC0\_WDG (1UL << 8)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC0\_IDX (1UL << 9)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC1\_COMPARE (1UL << 10)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC1\_HOME (1UL << 11)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC1\_WDG (1UL << 12)
- *[SLEEP, ]*  
• #define WAKEUP\_ENC1\_IDX (1UL << 13)
- *[SLEEP, ]*  
• #define WAKEUP\_ITRC (1UL << 14)
- *[SLEEP, DEEP SLEEP, POWER DOWN ]*  
• #define WAKEUP\_CF\_DSP24L\_IRQ0 (1UL << 15)
- *[SLEEP, ]*

- #define `WAKEUP_CF_DSP24L_IRQ1` (1UL << 16)  
*[SLEEP, ]*
- #define `WAKEUP_FTM0` (1UL << 17)  
*[SLEEP, ]*
- #define `LOWPOWER_HWWAKE_FORCED` (1UL << 0)  
*Sleep Postpone (DEEP-SLEEP)*
- #define `LOWPOWER_HWWAKE_PERIPHERALS` (1UL << 1)  
*Wake for Flexcomms.*
- #define `LOWPOWER_HWWAKE_DMIC` (1UL << 2)  
*Wake for DMIC.*
- #define `LOWPOWER_HWWAKE_SDMA0` (1UL << 3)  
*Wake for DMA0.*
- #define `LOWPOWER_HWWAKE_SDMA1` (1UL << 5)  
*Wake for DMA1.*
- #define `LOWPOWER_HWWAKE_DAC` (1UL << 6)  
*Wake for DAC0, DAC1, DAC2.*
- #define `LOWPOWER_HWWAKE_ENABLE_FRO192M` (1UL << 31)  
*Need to be set if FRO192M is disable - via PDCTRL0 - in Deep Sleep mode and any of \ LOWPOWER\_HWWAKE\_PERIPHERALS, LOWPOWER\_HWWAKE\_SDMA0, LOWPOWER\_HWWAKE\_SDMA1 or LOWPOWER\_HWWAKE\_DAC is \ set.*
- #define `LOWPOWER_CPURETCTRL_ENA_DISABLE` 0  
*CPU State retention (POWER-DOWN)*
- #define `LOWPOWER_CPURETCTRL_ENA_ENABLE` 1  
*In POWER DOWN mode, CPU Retention is enabled.*
- #define `LOWPOWER_WAKEUPIOSRC_PIO0_INDEX` 0  
*Wake up I/O sources (DEEP POWER-DOWN)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO1_INDEX` 2  
*Pin P0(28)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO2_INDEX` 4  
*Pin P1(18)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO3_INDEX` 6  
*Pin P1(30)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO4_INDEX` 8  
*Pin P0(26)*
- #define `LOWPOWER_WAKEUPIOSRC_DISABLE` 0UL  
*Wake up is disable.*
- #define `LOWPOWER_WAKEUPIOSRC_RISING` 1UL  
*Wake up on rising edge.*
- #define `LOWPOWER_WAKEUPIOSRC_FALLING` 2UL  
*Wake up on falling edge.*
- #define `LOWPOWER_WAKEUPIOSRC_RISING_FALLING` 3UL  
*Wake up on both rising or falling edges.*
- #define `LOWPOWER_WAKEUPIOSRC_PIO0MODE_INDEX` 10  
*Pin P1( 1)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO1MODE_INDEX` 12  
*Pin P0(28)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO2MODE_INDEX` 14  
*Pin P1(18)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO3MODE_INDEX` 16  
*Pin P1(30)*
- #define `LOWPOWER_WAKEUPIOSRC_PIO4MODE_INDEX` 18

- Pin P0(26)
- #define `LOWPOWER_WAKEUIOSRC_IO_MODE_PLAIN` 0  
*Wake up Pad is plain input.*
- #define `LOWPOWER_WAKEUIOSRC_IO_MODE_PULLDOWN` 1  
*Wake up Pad is pull-down.*
- #define `LOWPOWER_WAKEUIOSRC_IO_MODE_PULLUP` 2  
*Wake up Pad is pull-up.*
- #define `LOWPOWER_WAKEUIOSRC_IO_MODE_REPEATER` 3  
*Wake up Pad is in repeater.*
- #define `LOWPOWER_WAKEUIO_PIO0_DISABLEPULLUPDOWN_INDEX` 20  
*Wake-up I/O 0 pull-up/down disable/enable control index.*
- #define `LOWPOWER_WAKEUIO_PIO1_DISABLEPULLUPDOWN_INDEX` 21  
*Wake-up I/O 1 pull-up/down disable/enable control index.*
- #define `LOWPOWER_WAKEUIO_PIO2_DISABLEPULLUPDOWN_INDEX` 22  
*Wake-up I/O 2 pull-up/down disable/enable control index.*
- #define `LOWPOWER_WAKEUIO_PIO3_DISABLEPULLUPDOWN_INDEX` 23  
*Wake-up I/O 3 pull-up/down disable/enable control index.*
- #define `LOWPOWER_WAKEUIO_PIO4_DISABLEPULLUPDOWN_INDEX` 24  
*Wake-up I/O 4 pull-up/down disable/enable control index.*
- #define `LOWPOWER_WAKEUIO_PIO0_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO0\_DISABLEPULLUPDOWN\_INDEX)  
*Wake-up I/O 0 pull-up/down disable/enable mask.*
- #define `LOWPOWER_WAKEUIO_PIO1_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO1\_DISABLEPULLUPDOWN\_INDEX)  
*Wake-up I/O 1 pull-up/down disable/enable mask.*
- #define `LOWPOWER_WAKEUIO_PIO2_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO2\_DISABLEPULLUPDOWN\_INDEX)  
*Wake-up I/O 2 pull-up/down disable/enable mask.*
- #define `LOWPOWER_WAKEUIO_PIO3_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO3\_DISABLEPULLUPDOWN\_INDEX)  
*Wake-up I/O 3 pull-up/down disable/enable mask.*
- #define `LOWPOWER_WAKEUIO_PIO4_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO4\_DISABLEPULLUPDOWN\_INDEX)  
*Wake-up I/O 4 pull-up/down disable/enable mask.*
- #define `LOWPOWER_WAKEUIO_PIO0_PULLUPDOWN_INDEX` 25  
*Wake-up I/O 0 pull-up/down configuration index.*
- #define `LOWPOWER_WAKEUIO_PIO1_PULLUPDOWN_INDEX` 26  
*Wake-up I/O 1 pull-up/down configuration index.*
- #define `LOWPOWER_WAKEUIO_PIO2_PULLUPDOWN_INDEX` 27  
*Wake-up I/O 2 pull-up/down configuration index.*
- #define `LOWPOWER_WAKEUIO_PIO3_PULLUPDOWN_INDEX` 28  
*Wake-up I/O 3 pull-up/down configuration index.*
- #define `LOWPOWER_WAKEUIO_PIO4_PULLUPDOWN_INDEX` 29  
*Wake-up I/O 4 pull-up/down configuration index.*
- #define `LOWPOWER_WAKEUIO_PIO0_PULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO0\_PULLUPDOWN\_INDEX)  
*Wake-up I/O 0 pull-up/down mask.*
- #define `LOWPOWER_WAKEUIO_PIO1_PULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO1\_PULLUPDOWN\_INDEX)  
*Wake-up I/O 1 pull-up/down mask.*



- #define `LOWPOWER_WAKEUIO_PIO2_PULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO2\_PULLUPDOWN\_INDEX)  
*Wake-up I/O 2 pull-up/down mask.*
- #define `LOWPOWER_WAKEUIO_PIO3_PULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO3\_PULLUPDOWN\_INDEX)  
*Wake-up I/O 3 pull-up/down mask.*
- #define `LOWPOWER_WAKEUIO_PIO4_PULLUPDOWN_MASK` (1UL << LOWPOWER\_WAKEUIO\_PIO4\_PULLUPDOWN\_INDEX)  
*Wake-up I/O 4 pull-up/down mask.*
- #define `LOWPOWER_WAKEUIO_PULLDOWN` 0  
*Select pull-down.*
- #define `LOWPOWER_WAKEUIO_PULLUP` 1  
*Select pull-up.*
- #define `LOWPOWER_WAKEUIO_CFG_SRC_IOCON` 0  
*Wake-up pins configuration (in/out, pull up/down plain input ...) is coming from IOCON (valid for \DEEP-SLEEP and POWER-DOWN)*
- #define `LOWPOWER_WAKEUIO_CFG_SRC_PMC` 1  
*Wake-up pins configuration (in/out, pull up/down plain input ...) is coming from PMC and set up via \ the second parameter (wakeup\_io\_ctrl) of POWER\_SetWakeUpPins API (valid for DEEP-SLEEP and POWER-DOWN)*

## Enumerations

- enum `power_mode_cfg_t`  
*Low Power Modes configuration.*
- enum `power_reset_cause_t` {  
`kRESET_CAUSE_POR` = 0UL,  
`kRESET_CAUSE_PADRESET` = 1UL,  
`kRESET_CAUSE_BODRESET` = 2UL,  
`kRESET_CAUSE_ARMSYSTEMRESET` = 3UL,  
`kRESET_CAUSE_WDTRESET` = 4UL,  
`kRESET_CAUSE_SWRRESET` = 5UL,  
`kRESET_CAUSE_CDOGRESET` = 6UL,  
`kRESET_CAUSE_DPDRESET_WAKEUIO` = 7UL,  
`kRESET_CAUSE_DPDRESET_RTC` = 8UL,  
`kRESET_CAUSE_DPDRESET_OSTIMER` = 9UL,  
`kRESET_CAUSE_DPDRESET_WAKEUIO_RTC`,  
`kRESET_CAUSE_DPDRESET_WAKEUIO_OSTIMER`,  
`kRESET_CAUSE_DPDRESET_RTC_OSTIMER`,  
`kRESET_CAUSE_DPDRESET_WAKEUIO_RTC_OSTIMER` = 13UL,  
`kRESET_CAUSE_NOT_RELEVANT`,  
`kRESET_CAUSE_NOT_DETERMINISTIC` = 15UL }  
*Device Reset Causes.*
- enum `power_boot_mode_t` {  
`kBOOT_MODE_POWER_UP`,  
`kBOOT_MODE_LP_DEEP_SLEEP` = 1UL,  
`kBOOT_MODE_LP_POWER_DOWN` = 2UL,  
`kBOOT_MODE_LP_DEEP_POWER_DOWN` = 4UL }

*Device Boot Modes.*

- enum `power_wakeup_pin_t` {  
`kWAKEUP_PIN_NONE` = 0UL,  
`kWAKEUP_PIN_0` = (1UL << 0),  
`kWAKEUP_PIN_1` = (1UL << 1),  
`kWAKEUP_PIN_2` = (1UL << 2),  
`kWAKEUP_PIN_3` = (1UL << 3),  
`kWAKEUP_PIN_4` = (1UL << 4),  
`kWAKEUP_PIN_MULTIPLE` = 0x1FUL }

*Device wake up pins events.*

- enum `pd_bit_t`  
*analog components power modes control during low power modes*
- enum `power_sram_bit_t` {  
`kPOWER_SRAM_RAM_X0` = (1UL << 0),  
`kPOWER_SRAM_RAM_00` = (1UL << 1),  
`kPOWER_SRAM_RAM_01` = (1UL << 2),  
`kPOWER_SRAM_RAM_02` = (1UL << 3),  
`kPOWER_SRAM_RAM_03` = (1UL << 4),  
`kPOWER_SRAM_RAM_10` = (1UL << 5),  
`kPOWER_SRAM_RAM_20` = (1UL << 6),  
`kPOWER_SRAM_RAM_30` = (1UL << 7),  
`kPOWER_SRAM_RAM_40` = (1UL << 8),  
`kPOWER_SRAM_RAM_41` = (1UL << 9),  
`kPOWER_SRAM_RAM_42` = (1UL << 10),  
`kPOWER_SRAM_RAM_43` = (1UL << 11),  
`kPOWER_SRAM_FLASHCACHE` = (1UL << 12),  
`kPOWER_SRAM_FLEXSPICACHE` = (1UL << 13),  
`kPOWER_SRAM_FLEXSPIH2PREG` = (1UL << 14),  
`kPOWER_SRAM_DSLP_MASK` = 0x7FFFUL,  
`kPOWER_SRAM_PDWN_MASK` = 0xFFFFUL,  
`kPOWER_SRAM_DPWD_MASK` = 0xF3FUL }

*SRAM instances bit masks.*

- enum `power_sram_index_t` {



```

kPOWER_SRAM_IDX_RAM_X0 = 0UL,
kPOWER_SRAM_IDX_RAM_00 = 1UL,
kPOWER_SRAM_IDX_RAM_01 = 2UL,
kPOWER_SRAM_IDX_RAM_02 = 3UL,
kPOWER_SRAM_IDX_RAM_03 = 4UL,
kPOWER_SRAM_IDX_RAM_10 = 5UL,
kPOWER_SRAM_IDX_RAM_20 = 6UL,
kPOWER_SRAM_IDX_RAM_30 = 7UL,
kPOWER_SRAM_IDX_RAM_40 = 8UL,
kPOWER_SRAM_IDX_RAM_41 = 9UL,
kPOWER_SRAM_IDX_RAM_42 = 10UL,
kPOWER_SRAM_IDX_RAM_43 = 11UL,
kPOWER_SRAM_IDX_FLASHCACHE = 12UL,
kPOWER_SRAM_IDX_FLEXSPICACHE = 13UL,
kPOWER_SRAM_IDX_FLEXSPIH2PREG = 14UL }

```

*SRAM instances indexes.*

- enum `power_sram_pwr_mode_t` {  
`kPOWER_SRAMPwrActive` = 0U,  
`kPOWER_SRAMPwrLightSleep` = 1U,  
`kPOWER_SRAMPwrDeepSleep` = 2U,  
`kPOWER_SRAMPwrShutDown` = 3U }
- enum `power_bod_vddmain_level_t` {

```

kPOWER_BodVddmainLevel1000mv = 0,
kPOWER_BodVddmainLevel1100mv = 1,
kPOWER_BodVddmainLevel1200mv = 2,
kPOWER_BodVddmainLevel1300mv = 3,
kPOWER_BodVddmainLevel1400mv = 4,
kPOWER_BodVddmainLevel1500mv = 5,
kPOWER_BodVddmainLevel1600mv = 6,
kPOWER_BodVddmainLevel1650mv = 7,
kPOWER_BodVddmainLevel1700mv = 8,
kPOWER_BodVddmainLevel1750mv = 9,
kPOWER_BodVddmainLevel1800mv = 10,
kPOWER_BodVddmainLevel1900mv = 11,
kPOWER_BodVddmainLevel2000mv = 12,
kPOWER_BodVddmainLevel2100mv = 13,
kPOWER_BodVddmainLevel2200mv = 14,
kPOWER_BodVddmainLevel2300mv = 15,
kPOWER_BodVddmainLevel2400mv = 16,
kPOWER_BodVddmainLevel2500mv = 17,
kPOWER_BodVddmainLevel2600mv = 18,
kPOWER_BodVddmainLevel2700mv = 19,
kPOWER_BodVddmainLevel2800mv = 20,
kPOWER_BodVddmainLevel2900mv = 21,
kPOWER_BodVddmainLevel3000mv = 22,
kPOWER_BodVddmainLevel3100mv = 23,
kPOWER_BodVddmainLevel3200mv = 24,
kPOWER_BodVddmainLevel3300mv = 25 }
• enum power_bod_core_level_t {
    kPOWER_BodCoreLevel0A600mv = 0,
    kPOWER_BodCoreLevel0A650mv = 1,
    kPOWER_BodCoreLevel0A700mv = 2,
    kPOWER_BodCoreLevel0A750mv = 3,
    kPOWER_BodCoreLevel0A800mv = 4,
    kPOWER_BodCoreLevel0A850mv = 5,
    kPOWER_BodCoreLevel0A900mv = 6,
    kPOWER_BodCoreLevel0A950mv = 7,
    kPOWER_BodCoreLevel1B929mv = 5,
    kPOWER_BodCoreLevel1B984mv = 6,
    kPOWER_BodCoreLevel1B1038mv = 7 }
• enum power_bod_hyst_t {
    kPOWER_BodHystLevel25mv = 0U,
    kPOWER_BodHystLevel50mv = 1U,
    kPOWER_BodHystLevel75mv = 2U,
    kPOWER_BodHystLevel100mv = 3U }
• enum power_core_pwr_source_t {

```

- kPOWER\_CoreSrcDCDC = 0U,
- kPOWER\_CoreSrcLDOCoreHP = 1U,
- kPOWER\_CoreSrcLDOCoreLP = 2U,
- kPOWER\_CoreSrcExternal = 3U }
- enum power\_core\_pwr\_state\_t {
- kPOWER\_CorePwrDisable = 0U,
- kPOWER\_CorePwrEnable = 1U }
- enum power\_status\_t {
- kPOWER\_Status\_Success = 0U,
- kPOWER\_Status\_Fail = 1U }

## Functions

- static void **POWER\_EnablePD** (pd\_bit\_t en)  
*API to enable PDRUNCFG bit in the Syscon.*
- static void **POWER\_DisablePD** (pd\_bit\_t en)  
*API to disable PDRUNCFG bit in the Syscon.*
- **power\_status\_t POWER\_PowerInit** (void)  
*SoC Power Management Controller initialization.*
- **power\_status\_t POWER\_SetCorePowerSource** (power\_core\_pwr\_source\_t pwr\_source)  
*Selects the core logic supply source.*
- **power\_core\_pwr\_source\_t POWER\_GetCorePowerSource** (void)  
*Returns the current core logic supply source.*
- **power\_status\_t POWER\_CorePowerSourceControl** (power\_core\_pwr\_source\_t pwr\_source, power\_core\_pwr\_state\_t pwr\_state)  
*Allows to control the state (enabled or disabled) of the core logic internal regulators (DCDC, LDO\_CORE)*
- **power\_status\_t POWER\_SRAMPowerModeControl** (power\_sram\_bit\_t sram\_inst, power\_sram\_pwr\_mode\_t pwr\_mode)  
*Allows to configure SRAM instances (low) power modes when the part is in ACTIVE mode.*
- **power\_sram\_pwr\_mode\_t POWER\_GetSRAMPowerMode** (power\_sram\_index\_t sram\_index)
- void **POWER\_EnterSleep** (void)  
*Configures and enters in SLEEP low power mode.*
- void **POWER\_EnterDeepSleep** (uint32\_t exclude\_from\_pd[2], uint32\_t sram\_retention\_ctrl, uint32\_t wakeup\_interrupts[4], uint32\_t hardware\_wake\_ctrl)  
*Configures and enters in DEEP-SLEEP low power mode.*
- void **POWER\_EnterPowerDown** (uint32\_t exclude\_from\_pd[1], uint32\_t sram\_retention\_ctrl, uint32\_t wakeup\_interrupts[4], uint32\_t cpu\_retention\_addr)  
*Configures and enters in POWERDOWN low power mode.*
- void **POWER\_EnterDeepPowerDown** (uint32\_t exclude\_from\_pd[1], uint32\_t sram\_retention\_ctrl, uint32\_t wakeup\_interrupts[2], uint32\_t wakeup\_io\_ctrl)  
*Configures and enters in DEEPPowerDown low power mode.*
- void **POWER\_SetWakeUpPins** (uint32\_t wakeup\_io\_cfg\_src, uint32\_t wakeup\_io\_ctrl)  
*Configures the 5 wake-up pins to wake up the part in DEEP-SLEEP and POWER-DOWN low power modes.*
- void **POWER\_GetWakeUpCause** (power\_reset\_cause\_t \*reset\_cause, power\_boot\_mode\_t \*boot\_mode, power\_wakeup\_pin\_t \*wakeup\_pin\_cause)  
*Return some key information related to the device reset causes / wake-up sources, for all power modes.*
- void **POWER\_SetVoltageForFreq** (uint32\_t system\_freq\_hz)

*Configures the device internal power control settings.*

## Driver version

- #define **FSL\_POWER\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 0, 1))  
power driver version 2.0.1.

## 6.2 Macro Definition Documentation

### 6.2.1 #define **FSL\_POWER\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 0, 1))

### 6.2.2 #define **LOWPOWER\_HWWAKE\_FORCED** (1UL << 0)

Force peripheral clocking to stay on during deep-sleep mode.

### 6.2.3 #define **LOWPOWER\_HWWAKE\_PERIPHERALS** (1UL << 1)

Any Flexcomm FIFO reaching the level specified by its own TXLVL will cause \ peripheral clocking to wake up temporarily while the related status is asserted

### 6.2.4 #define **LOWPOWER\_HWWAKE\_DMIC** (1UL << 2)

DMIC being busy will cause peripheral clocking to remain running until DMIC \ completes. Used in conjunction with LOWPOWER\_HWWAKE\_PERIPHERALS

### 6.2.5 #define **LOWPOWER\_HWWAKE\_SDMA0** (1UL << 3)

DMA0 being busy will cause peripheral clocking to remain running until DMA \ completes. Used in conjunction with LOWPOWER\_HWWAKE\_PERIPHERALS or LOWPOWER\_HWWAKE\_DAC

### 6.2.6 #define **LOWPOWER\_HWWAKE\_SDMA1** (1UL << 5)

DMA0 being busy will cause peripheral clocking to remain running until DMA \ completes. Used in conjunction with LOWPOWER\_HWWAKE\_PERIPHERALS or LOWPOWER\_HWWAKE\_DAC

### 6.2.7 #define **LOWPOWER\_HWWAKE\_DAC** (1UL << 6)

Any DAC0/1/2 FIFO reaching the level specified by the configuration \ will generate an asynchronous SDMA0 request, and SDMA0 will wake up the bus \ clock temporarily to transfer data to DAC0/1/2.

### 6.2.8 #define LOWPOWER\_CPURETCTRL\_ENA\_DISABLE 0

In POWER DOWN mode, CPU Retention is disabled

### 6.2.9 #define LOWPOWER\_WAKEUIOSRC\_PIO0\_INDEX 0

Pin P1( 1)

## 6.3 Enumeration Type Documentation

### 6.3.1 enum power\_reset\_cause\_t

Enumerator

***kRESET\_CAUSE\_POR*** Power On Reset.

***kRESET\_CAUSE\_PADRESET*** Hardware Pin Reset.

***kRESET\_CAUSE\_BODRESET*** Brown-out Detector reset (either BODVBAT or BODCORE)

***kRESET\_CAUSE\_ARMSYSTEMRESET*** ARM System Reset.

***kRESET\_CAUSE\_WDTRESET*** Watchdog Timer Reset.

***kRESET\_CAUSE\_SWRESET*** Software Reset.

***kRESET\_CAUSE\_CDOGRESET*** Code Watchdog Reset.

***kRESET\_CAUSE\_DPDRESET\_WAKEUIO*** Any of the 5 wake-up pins.

***kRESET\_CAUSE\_DPDRESET\_RTC*** Real Time Clock (RTC)

***kRESET\_CAUSE\_DPDRESET\_OSTIMER*** OS Event Timer (OSTIMER)

***kRESET\_CAUSE\_DPDRESET\_WAKEUIO\_RTC*** Any of the 5 wake-up pins and RTC (the 2 events occurred within 1 nano-second of each other)

***kRESET\_CAUSE\_DPDRESET\_WAKEUIO\_OSTIMER*** Any of the 5 wake-up pins and OSTIMER (the 2 events occurred within 1 nano-second of each other)

***kRESET\_CAUSE\_DPDRESET\_RTC\_OSTIMER*** Real Time Clock or OS Event Timer (the 2 events occurred within 1 nano-second of each other)

***kRESET\_CAUSE\_DPDRESET\_WAKEUIO\_RTC\_OSTIMER*** Any of the 5 wake-up pins or RTC or OS Event Timer (the 3 events occurred within 1 nano-second of each other)

***kRESET\_CAUSE\_NOT\_RELEVANT*** No reset cause (for example, this code is used when waking up from DEEP-SLEEP low power mode)

***kRESET\_CAUSE\_NOT\_DETERMINISTIC*** Unknown Reset Cause. Should be treated like "- Hardware Pin Reset" from an application point of view.

### 6.3.2 enum power\_boot\_mode\_t

Enumerator

***kBOOT\_MODE\_POWER\_UP*** All non Low Power Mode wake up (Power On Reset, Pin Reset, BoD Reset, ARM System Reset ... )

***kBOOT\_MODE\_LP\_DEEP\_SLEEP*** Wake up from DEEP-SLEEP Low Power mode.  
***kBOOT\_MODE\_LP\_POWER\_DOWN*** Wake up from POWER-DOWN Low Power mode.  
***kBOOT\_MODE\_LP\_DEEP\_POWER\_DOWN*** Wake up from DEEP-POWER-DOWN Low Power mode.

### 6.3.3 enum power\_wakeup\_pin\_t

Enumerator

***kWAKEUP\_PIN\_NONE*** No wake up pin event.  
***kWAKEUP\_PIN\_0*** Wake up pin 0 event.  
***kWAKEUP\_PIN\_1*** Wake up pin 1 event.  
***kWAKEUP\_PIN\_2*** Wake up pin 2 event.  
***kWAKEUP\_PIN\_3*** Wake up pin 3 event.  
***kWAKEUP\_PIN\_4*** Wake up pin 4 event.  
***kWAKEUP\_PIN\_MULTIPLE*** More than 1 wake up pins events occurred (within 1 nano-second of each other)

### 6.3.4 enum power\_sram\_bit\_t

Enumerator

***kPOWER\_SRAM\_RAM\_X0*** RAM\_X0.  
***kPOWER\_SRAM\_RAM\_00*** RAM\_00.  
***kPOWER\_SRAM\_RAM\_01*** RAM\_01.  
***kPOWER\_SRAM\_RAM\_02*** RAM\_02.  
***kPOWER\_SRAM\_RAM\_03*** RAM\_03.  
***kPOWER\_SRAM\_RAM\_10*** RAM\_10.  
***kPOWER\_SRAM\_RAM\_20*** RAM\_20.  
***kPOWER\_SRAM\_RAM\_30*** RAM\_30.  
***kPOWER\_SRAM\_RAM\_40*** RAM\_40.  
***kPOWER\_SRAM\_RAM\_41*** RAM\_41.  
***kPOWER\_SRAM\_RAM\_42*** RAM\_42.  
***kPOWER\_SRAM\_RAM\_43*** RAM\_43.  
***kPOWER\_SRAM\_FLASHCACHE*** Reserved. Flash Cache SRAM instance  
***kPOWER\_SRAM\_FLEXSPICACHE*** Reserved. FlexSPI Cache SRAM instance  
***kPOWER\_SRAM\_FLEXSPIH2PREG*** Reserved. FlexSPI Dual Port Register Files instances  
***kPOWER\_SRAM\_DSLP\_MASK*** Reserved. DEEP-SLEEP SRAM instances  
***kPOWER\_SRAM\_PDWN\_MASK*** Reserved. POWER-DOWN SRAM instances  
***kPOWER\_SRAM\_DPWD\_MASK*** Reserved. DEEP-POWER-DOWN SRAM instances (RAM\_20 & RAM\_30 excluded).

### 6.3.5 enum power\_sram\_index\_t

Enumerator

***kPOWER\_SRAM\_IDX\_RAM\_X0*** RAM\_X0.  
***kPOWER\_SRAM\_IDX\_RAM\_00*** RAM\_00.  
***kPOWER\_SRAM\_IDX\_RAM\_01*** RAM\_01.  
***kPOWER\_SRAM\_IDX\_RAM\_02*** RAM\_02.  
***kPOWER\_SRAM\_IDX\_RAM\_03*** RAM\_03.  
***kPOWER\_SRAM\_IDX\_RAM\_10*** RAM\_10.  
***kPOWER\_SRAM\_IDX\_RAM\_20*** RAM\_20.  
***kPOWER\_SRAM\_IDX\_RAM\_30*** RAM\_30.  
***kPOWER\_SRAM\_IDX\_RAM\_40*** RAM\_40.  
***kPOWER\_SRAM\_IDX\_RAM\_41*** RAM\_41.  
***kPOWER\_SRAM\_IDX\_RAM\_42*** RAM\_42.  
***kPOWER\_SRAM\_IDX\_RAM\_43*** RAM\_43.  
***kPOWER\_SRAM\_IDX\_FLASHCACHE*** Reserved. Flash Cache SRAM instance  
***kPOWER\_SRAM\_IDX\_FLEXSPICACHE*** Reserved. FlexSPI Cache SRAM instance  
***kPOWER\_SRAM\_IDX\_FLEXSPIH2PREG*** Reserved. FlexSPI Dual Port Register Files instances

### 6.3.6 enum power\_sram\_pwr\_mode\_t

Enumerator

***kPOWER\_SRAMPwrActive*** Active.  
***kPOWER\_SRAMPwrLightSleep*** RESERVED, DO NOT USE (Light Sleep)  
***kPOWER\_SRAMPwrDeepSleep*** Deep Sleep : SRAM content retained.  
***kPOWER\_SRAMPwrShutDown*** Shutdown: SRAM content lost.

### 6.3.7 enum power\_bod\_vddmain\_level\_t

Enumerator

***kPOWER\_BodVddmainLevel1000mv*** VDDMAIN Brown out detector level 1V.  
***kPOWER\_BodVddmainLevel1100mv*** VDDMAIN Brown out detector level 1.1V.  
***kPOWER\_BodVddmainLevel1200mv*** VDDMAIN Brown out detector level 1.2V.  
***kPOWER\_BodVddmainLevel1300mv*** VDDMAIN Brown out detector level 1.3V.  
***kPOWER\_BodVddmainLevel1400mv*** VDDMAIN Brown out detector level 1.4V.  
***kPOWER\_BodVddmainLevel1500mv*** VDDMAIN Brown out detector level 1.5V.  
***kPOWER\_BodVddmainLevel1600mv*** VDDMAIN Brown out detector level 1.6V.  
***kPOWER\_BodVddmainLevel1650mv*** VDDMAIN Brown out detector level 1.65V.  
***kPOWER\_BodVddmainLevel1700mv*** VDDMAIN Brown out detector level 1.7V.  
***kPOWER\_BodVddmainLevel1750mv*** VDDMAIN Brown out detector level 1.75V.

<i>kPOWER_BodVddmainLevel1800mv</i>	VDDMAIN Brown out detector level 1.8V.
<i>kPOWER_BodVddmainLevel1900mv</i>	VDDMAIN Brown out detector level 1.9V.
<i>kPOWER_BodVddmainLevel2000mv</i>	VDDMAIN Brown out detector level 2V.
<i>kPOWER_BodVddmainLevel2100mv</i>	VDDMAIN Brown out detector level 2.1V.
<i>kPOWER_BodVddmainLevel2200mv</i>	VDDMAIN Brown out detector level 2.2V.
<i>kPOWER_BodVddmainLevel2300mv</i>	VDDMAIN Brown out detector level 2.3V.
<i>kPOWER_BodVddmainLevel2400mv</i>	VDDMAIN Brown out detector level 2.4V.
<i>kPOWER_BodVddmainLevel2500mv</i>	VDDMAIN Brown out detector level 2.5V.
<i>kPOWER_BodVddmainLevel2600mv</i>	VDDMAIN Brown out detector level 2.6V.
<i>kPOWER_BodVddmainLevel2700mv</i>	VDDMAIN Brown out detector level 2.7V.
<i>kPOWER_BodVddmainLevel2800mv</i>	VDDMAIN Brown out detector level 2.80 V.
<i>kPOWER_BodVddmainLevel2900mv</i>	VDDMAIN Brown out detector level 2.9V.
<i>kPOWER_BodVddmainLevel3000mv</i>	VDDMAIN Brown out detector level 3.0V.
<i>kPOWER_BodVddmainLevel3100mv</i>	VDDMAIN Brown out detector level 3.1V.
<i>kPOWER_BodVddmainLevel3200mv</i>	VDDMAIN Brown out detector level 3.2V.
<i>kPOWER_BodVddmainLevel3300mv</i>	VDDMAIN Brown out detector level 3.3V.

### 6.3.8 enum power\_bod\_core\_level\_t

Enumerator

<i>kPOWER_BodCoreLevel0A600mv</i>	core Brown out detector level 600mV for 0A
<i>kPOWER_BodCoreLevel0A650mv</i>	core Brown out detector level 650mV for 0A
<i>kPOWER_BodCoreLevel0A700mv</i>	core Brown out detector level 700mV for 0A
<i>kPOWER_BodCoreLevel0A750mv</i>	core Brown out detector level 750mV for 0A
<i>kPOWER_BodCoreLevel0A800mv</i>	core Brown out detector level 800mV for 0A
<i>kPOWER_BodCoreLevel0A850mv</i>	core Brown out detector level 850mV for 0A
<i>kPOWER_BodCoreLevel0A900mv</i>	core Brown out detector level 900mV for 0A
<i>kPOWER_BodCoreLevel0A950mv</i>	core Brown out detector level 950mV for 0A
<i>kPOWER_BodCoreLevel1B929mv</i>	core Brown out detector level 929mV for 1B
<i>kPOWER_BodCoreLevel1B984mv</i>	core Brown out detector level 984mV for 1B
<i>kPOWER_BodCoreLevel1B1038mv</i>	core Brown out detector level 1038mV for 1B

### 6.3.9 enum power\_bod\_hyst\_t

Enumerator

<i>kPOWER_BodHystLevel25mv</i>	BOD Hysteresis control level 25mv.
<i>kPOWER_BodHystLevel50mv</i>	BOD Hysteresis control level 50mv.
<i>kPOWER_BodHystLevel75mv</i>	BOD Hysteresis control level 75mv.
<i>kPOWER_BodHystLevel100mv</i>	BOD Hysteresis control level 100mv.



### 6.3.10 enum power\_core\_pwr\_source\_t

Enumerator

*kPOWER\_CoreSrcDCDC* DCDC.

*kPOWER\_CoreSrcLDOCoreHP* LDO Core High Power Mode.

*kPOWER\_CoreSrcLDOCoreLP* LDO Core Low Power Mode (DO NOT USE : Reserved for test purposes)

*kPOWER\_CoreSrcExternal* External (DO NOT USE : Reserved for test purposes)

### 6.3.11 enum power\_core\_pwr\_state\_t

Enumerator

*kPOWER\_CorePwrDisable* Disable.

*kPOWER\_CorePwrEnable* Enable.

### 6.3.12 enum power\_status\_t

Enumerator

*kPOWER\_Status\_Success* OK.

*kPOWER\_Status\_Fail* Generic error code.

## 6.4 Function Documentation

### 6.4.1 static void POWER\_EnablePD ( pd\_bit\_t en ) [inline], [static]

Note that enabling the bit powers down the peripheral

Parameters

<i>en</i>	peripheral for which to enable the PDRUNCFG bit
-----------	-------------------------------------------------

Returns

none

### 6.4.2 static void POWER\_DisablePD ( pd\_bit\_t en ) [inline], [static]

Note that disabling the bit powers up the peripheral

## Parameters

<i>en</i>	peripheral for which to disable the PDRUNCFG bit
-----------	--------------------------------------------------

## Returns

none

**6.4.3 power\_status\_t POWER\_PowerInit ( void )**

## Returns

power\_status\_t

**6.4.4 power\_status\_t POWER\_SetCorePowerSource ( power\_core\_pwr\_source\_t *pwr\_source* )**

## Parameters

<i>pwr_source</i>	: Defines which regulator will be used to power the part core logic (internally)
-------------------	----------------------------------------------------------------------------------

## Returns

power\_status\_t

**6.4.5 power\_core\_pwr\_source\_t POWER\_GetCorePowerSource ( void )**

## Returns

power\_core\_pwr\_source\_t

**6.4.6 power\_status\_t POWER\_CorePowerSourceControl ( power\_core\_pwr\_source\_t *pwr\_source*, power\_core\_pwr\_state\_t *pwr\_state* )**

## Parameters

<i>pwr_source</i>	: Defines which regulator will be enabled or disabled
<i>pwr_state</i>	: Defines the state of the internal regulator indicated by <i>pwr_source</i>

## Returns

*power\_status\_t*

#### 6.4.7 **power\_status\_t** POWER\_SRAMPowerModeControl ( **power\_sram\_bit\_t** *sram\_inst*, **power\_sram\_pwr\_mode\_t** *pwr\_mode* )

## Parameters

<i>sram_inst</i>	: Defines the SRAM instance(s) to be configured.
<i>pwr_mode</i>	: Defines the SRAM low power mode to be applied to all SRAM instances given by <i>sram_inst</i>

## Returns

*power\_status\_t*

#### 6.4.8 **power\_sram\_pwr\_mode\_t** POWER\_GetSRAMPowerMode ( **power\_sram\_index\_t** *sram\_index* )

## Parameters

<i>p_sram_index</i>	:
---------------------	---

## Returns

*power\_sram\_pwr\_mode\_t*

#### 6.4.9 **void** POWER\_EnterSleep ( **void** )

## Returns

Nothing

**6.4.10** void **POWER\_EnterDeepSleep** ( uint32\_t *exclude\_from\_pd*[2],  
uint32\_t *sram\_retention\_ctrl*, uint32\_t *wakeup\_interrupts*[4], uint32\_t  
*hardware\_wake\_ctrl* )

## Parameters

<i>exclude_from_pd,:</i>	defines which analog peripherals shall NOT be powered down (it is a 2 x 32-bit vectors, aligned with "pd_bit_t" definition)
<i>sram_retention_ctrl:defines</i>	which SRAM instances will be put in "retention" mode during deep-sleep (aligned with "power_sram_bit_t" definition)
<i>wakeup_interrupts,:</i>	defines which peripheral interrupts can be a wake-up source during deep-sleep (it is a 4 x 32-bit vectors, aligned with "WAKEUP_" #defines)
<i>hardware_wake_ctrl,:</i>	configure DMA services during deep-sleep without waking up entire device (see "LOWPOWER_HWWAKE_*" #defines).

## Returns

Nothing

!!! IMPORTANT NOTES :

1 - CPU &amp; System Clock frequency is switched to FRO12MHz and is NOT restored back b

#### 6.4.11 void POWER\_EnterPowerDown ( uint32\_t *exclude\_from\_pd*[1], uint32\_t *sram\_retention\_ctrl*, uint32\_t *wakeup\_interrupts*[4], uint32\_t *cpu\_retention\_addr* )

## Parameters

<i>exclude_from_pd,:</i>	defines which analog peripherals shall NOT be powered down (it is a 1 x 32-bit vector, aligned with "pd_bit_t" definition)
<i>sram_retention_ctrl:defines</i>	which SRAM instances will be put in "retention" mode during power-down (aligned with "power_sram_bit_t" definition)
<i>wakeup_interrupts,:</i>	defines which peripheral interrupts can be a wake-up source during power-down (it is a 2 x 32-bit vectors, aligned with "WAKEUP_" #defines)
<i>cpu_retention_addr,:</i>	Must be: <ul style="list-style-type: none"> <li>• Word aligned (address ending by 0x0, 0x4, 0x8 and 0xC).</li> <li>• Between 0x2000_0000 and 0x2000_09FC (inside RAM_00) or</li> <li>• Between 0x2000_1000 and 0x2000_19FC (inside RAM_01) or</li> <li>• Between 0x2000_2000 and 0x2000_29FC (inside RAM_02) or</li> <li>• Between 0x2000_3000 and 0x2000_39FC (inside RAM_03)</li> <li>• The CPU state will be stored in SRAM from "cpu_retention_addr" to "cpu_retention_addr + 1540". Therefore, any data present in this area before calling the function will be lost.</li> </ul>

## Returns

Nothing

```
!!! IMPORTANT NOTES :
```

- 1 - CPU0 & System Clock frequency is switched to FRO12MHz and is NOT restored back
- 2 - It is the responsibility of the user to make sure that SRAM instance containing software stack and variables WILL BE preserved during low power (via parameter

#### 6.4.12 void POWER\_EnterDeepPowerDown ( uint32\_t *exclude\_from\_pd[1]*, uint32\_t *sram\_retention\_ctrl*, uint32\_t *wakeup\_interrupts[2]*, uint32\_t *wakeup\_io\_ctrl* )

## Parameters

<i>exclude_from_pd</i> ,:	defines which analog peripherals shall NOT be powered down (it is a 1 x 32-bit vector, aligned with "pd_bit_t" definition)
<i>sram_retention_ctrl</i> ,:	defines which SRAM instances will be put in "retention" mode during deep power-down (aligned with "power_sram_bit_t" definition)
<i>wakeup_interrupts</i> ,:	defines which peripheral interrupts can be a wake-up source during deep power-down (it is a 2 x 32-bit vectors, aligned with "WAKEUP_" #defines)
<i>wakeup_io_ctrl</i> ,:	configure the 5 wake-up pins that can wake-up the part from deep power-down mode (see "LOWPOWER_WAKEUPIOSRC_*" #defines)

## Returns

Nothing

```
!!! IMPORTANT NOTES :
```

- 1 - CPU0 & System Clock frequency is switched to FRO12MHz and is NOT restored back
- 2 - The HARD FAULT handler should execute from SRAM. (The Hard fault handler should

```
reset)
```

#### 6.4.13 void POWER\_SetWakeUpPins ( uint32\_t *wakeup\_io\_cfg\_src*, uint32\_t *wakeup\_io\_ctrl* )

## Parameters

<i>wakeup_io_cfg_src</i>	: for all wake-up pins : indicates if the config is from IOCON (0) or from PMC (1).
<i>wakeup_io_ctrl,:</i>	the 5 wake-up pins configurations (see "LOWPOWER_WAKEUPIOSRC_*" #defines)

Returns

Nothing

!!! IMPORTANT NOTES :

1 - To be called just before `POWER_EnterDeepSleep()` or `POWER_EnterPowerDown()`.

**6.4.14 void POWER\_GetWakeUpCause ( power\_reset\_cause\_t \* *reset\_cause*, power\_boot\_mode\_t \* *boot\_mode*, power\_wakeup\_pin\_t \* *wakeup\_pin\_cause* )**

Parameters

<i>reset_cause</i>	: the device reset cause, according to the definition of power_reset_cause_t type.
<i>boot_mode</i>	: the device boot mode, according to the definition of power_boot_mode_t type.
<i>wakeup_pin_cause,:</i>	the wake-up pin sources, according to the definition of power_wakeup_pin_t type.

Returns

Nothing

**6.4.15 void POWER\_SetVoltageForFreq ( uint32\_t *system\_freq\_hz* )**

Parameters

<i>system_freq_hz,:</i>	operating frequency required (in Hertz).
-------------------------	------------------------------------------

Returns

Nothing

prepare on-chip power regulators (DC-DC Converter / Core and Always-on Low Drop-Out regulators) to deliver the amount of power needed for the requested performance level, as defined by the CPU operating frequency.



## Chapter 7

### Reset Driver

#### 7.1 Overview

Reset driver supports peripheral reset and system reset.

#### Macros

- #define [ADC\\_RSTS](#)



## Enumerations

- enum `SYSCON_RSTn_t` {
  - `kROM_RST_SHIFT_RSTn` = (0 | (1U)),
  - `kSRAM_CTRL1_RST_SHIFT_RSTn` = (0 | (3U)),
  - `kSRAM_CTRL2_RST_SHIFT_RSTn` = (0 | (4U)),
  - `kSRAM_CTRL3_RST_SHIFT_RSTn` = (0 | (5U)),
  - `kSRAM_CTRL4_RST_SHIFT_RSTn` = (0 | (6U)),
  - `kFLASH_RST_SHIFT_RSTn` = (0 | (7U)),
  - `kFMC_RST_SHIFT_RSTn` = (0 | (8U)),
  - `kFLEXSPI_RST_SHIFT_RSTn` = (0 | (10U)),
  - `kMUX_RST_SHIFT_RSTn` = (0 | (11U)),
  - `kIOCON_RST_SHIFT_RSTn` = (0 | (13U)),
  - `kGPIO0_RST_SHIFT_RSTn` = (0 | (14U)),
  - `kGPIO1_RST_SHIFT_RSTn` = (0 | (15U)),
  - `kGPIO2_RST_SHIFT_RSTn` = (0 | (16U)),
  - `kGPIO3_RST_SHIFT_RSTn` = (0 | (17U)),
  - `kPINT_RST_SHIFT_RSTn` = (0 | (18U)),
  - `kGINT_RST_SHIFT_RSTn` = (0 | (19U)),
  - `kDMA0_RST_SHIFT_RSTn` = (0 | (20U)),
  - `kCRC_RST_SHIFT_RSTn` = (0 | (21U)),
  - `kWWDT_RST_SHIFT_RSTn` = (0 | (22U)),
  - `kRTC_RST_SHIFT_RSTn` = (0 | (23U)),
  - `kMAILBOX_RST_SHIFT_RSTn` = (0 | (26U)),
  - `kADC0_RST_SHIFT_RSTn` = (0 | (27U)),
  - `kADC1_RST_SHIFT_RSTn` = (0 | (28U)),
  - `kDAC0_RST_SHIFT_RSTn` = (0 | (29U)),
  - `kMRT_RST_SHIFT_RSTn` = (0x10000 | (0U)),
  - `kOSTIMER_RST_SHIFT_RSTn` = (0x10000 | (1U)),
  - `kSCT_RST_SHIFT_RSTn` = (0x10000 | (2U)),
  - `kMCAN_RST_SHIFT_RSTn` = (0x10000 | (7U)),
  - `kUTICK_RST_SHIFT_RSTn` = (0x10000 | (10U)),
  - `kFC0_RST_SHIFT_RSTn` = (0x10000 | (11U)),
  - `kFC1_RST_SHIFT_RSTn` = (0x10000 | (12U)),
  - `kFC2_RST_SHIFT_RSTn` = (0x10000 | (13U)),
  - `kFC3_RST_SHIFT_RSTn` = (0x10000 | (14U)),
  - `kFC4_RST_SHIFT_RSTn` = (0x10000 | (15U)),
  - `kFC5_RST_SHIFT_RSTn` = (0x10000 | (16U)),
  - `kFC6_RST_SHIFT_RSTn` = (0x10000 | (17U)),
  - `kFC7_RST_SHIFT_RSTn` = (0x10000 | (18U)),
  - `kDMIC_RST_SHIFT_RSTn` = (0x10000 | (19U)),
  - `kCTIMER2_RST_SHIFT_RSTn` = (0x10000 | (22U)),
  - `kUSB0_DEV_RST_SHIFT_RSTn` = (0x10000 | (25U)),
  - `kCTIMER0_RST_SHIFT_RSTn` = (0x10000 | (26U)),
  - `kCTIMER1_RST_SHIFT_RSTn` = (0x10000 | (27U)),
  - `kDMA1_RST_SHIFT_RSTn` = (0x20000 | (1U)),
  - `kCMP_RST_SHIFT_RSTn` = (0x20000 | (2U)),
  - `kCDODG_RST_SHIFT_RSTn` = (0x20000 | (11U)),
  - `kRNG_RST_SHIFT_RSTn` = (0x20000 | (13U)),

`kVREF_RST_SHIFT_RSTn = (0x30000 | (18U)) }`  
*Enumeration for peripheral reset control bits.*

## Functions

- void `RESET_SetPeripheralReset (reset_ip_name_t peripheral)`  
*Assert reset to peripheral.*
- void `RESET_ClearPeripheralReset (reset_ip_name_t peripheral)`  
*Clear reset to peripheral.*
- void `RESET_PeripheralReset (reset_ip_name_t peripheral)`  
*Reset peripheral module.*

## Driver version

- `#define FSL_RESET_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`  
*reset driver version 2.0.0.*

## 7.2 Macro Definition Documentation

### 7.2.1 `#define FSL_RESET_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`

### 7.2.2 `#define ADC_RSTS`

Value:

```
{
    kADC0_RST_SHIFT_RSTn, kADC1_RST_SHIFT_RSTn \
} /* Reset bits for ADC peripheral */
```

Array initializers with peripheral reset bits

## 7.3 Enumeration Type Documentation

### 7.3.1 `enum SYSCON_RSTn_t`

Defines the enumeration for peripheral reset control bits in PRESETCTRL/ASYNCPRESETCTRL registers

Enumerator

***kROM\_RST\_SHIFT\_RSTn*** ROM reset control .  
***kSRAM\_CTRL1\_RST\_SHIFT\_RSTn*** SRAM Controller 1 reset control .  
***kSRAM\_CTRL2\_RST\_SHIFT\_RSTn*** SRAM Controller 2 reset control .  
***kSRAM\_CTRL3\_RST\_SHIFT\_RSTn*** SRAM Controller 3 reset control .  
***kSRAM\_CTRL4\_RST\_SHIFT\_RSTn*** SRAM Controller 4 reset control .  
***kFLASH\_RST\_SHIFT\_RSTn*** FLASH reset control .  
***kFMC\_RST\_SHIFT\_RSTn*** FMC reset control .

*kFLEXSPI\_RST\_SHIFT\_RSTn* FLEXSPI reset control .  
*kMUX\_RST\_SHIFT\_RSTn* MUX reset control .  
*kIOCON\_RST\_SHIFT\_RSTn* IOCON reset control .  
*kGPIO0\_RST\_SHIFT\_RSTn* GPIO0 reset control .  
*kGPIO1\_RST\_SHIFT\_RSTn* GPIO1 reset control .  
*kGPIO2\_RST\_SHIFT\_RSTn* GPIO2 reset control .  
*kGPIO3\_RST\_SHIFT\_RSTn* GPIO3 reset control .  
*kPINT\_RST\_SHIFT\_RSTn* PINT reset control .  
*kGINT\_RST\_SHIFT\_RSTn* GINT reset control .  
*kDMA0\_RST\_SHIFT\_RSTn* DMA0 reset control .  
*kCRC\_RST\_SHIFT\_RSTn* CRC reset control .  
*kWWDT\_RST\_SHIFT\_RSTn* WWDT reset control .  
*kRTC\_RST\_SHIFT\_RSTn* RTC reset control .  
*kMAILBOX\_RST\_SHIFT\_RSTn* MAILBOX reset control .  
*kADC0\_RST\_SHIFT\_RSTn* ADC0 reset control .  
*kADC1\_RST\_SHIFT\_RSTn* ADC1 reset control .  
*kDAC0\_RST\_SHIFT\_RSTn* DAC0 reset control .  
*kMRT\_RST\_SHIFT\_RSTn* MRT reset control .  
*kOSTIMER\_RST\_SHIFT\_RSTn* OSTIMER reset control .  
*kSCT\_RST\_SHIFT\_RSTn* SCT reset control .  
*kMCAN\_RST\_SHIFT\_RSTn* MCAN reset control .  
*kUTICK\_RST\_SHIFT\_RSTn* UTICK reset control .  
*kFC0\_RST\_SHIFT\_RSTn* FC0 reset control .  
*kFC1\_RST\_SHIFT\_RSTn* FC1 reset control .  
*kFC2\_RST\_SHIFT\_RSTn* FC2 reset control .  
*kFC3\_RST\_SHIFT\_RSTn* FC3 reset control .  
*kFC4\_RST\_SHIFT\_RSTn* FC4 reset control .  
*kFC5\_RST\_SHIFT\_RSTn* FC5 reset control .  
*kFC6\_RST\_SHIFT\_RSTn* FC6 reset control .  
*kFC7\_RST\_SHIFT\_RSTn* FC7 reset control .  
*kDMIC\_RST\_SHIFT\_RSTn* DMIC reset control .  
*kCTIMER2\_RST\_SHIFT\_RSTn* TIMER2 reset control .  
*kUSB0\_DEV\_RST\_SHIFT\_RSTn* USB0\_DEV reset control .  
*kCTIMER0\_RST\_SHIFT\_RSTn* TIMER0 reset control .  
*kCTIMER1\_RST\_SHIFT\_RSTn* TIMER1 reset control .  
*kDMA1\_RST\_SHIFT\_RSTn* DMA1 reset control .  
*kCMP\_RST\_SHIFT\_RSTn* CMP reset control .  
*kFREQME\_RST\_SHIFT\_RSTn* FREQME reset control .  
*kCDOG\_RST\_SHIFT\_RSTn* Code Watchdog reset control .  
*kRNG\_RST\_SHIFT\_RSTn* RNG reset control .  
*kSYSCTL\_RST\_SHIFT\_RSTn* SYSCTL reset control .  
*kUSB0HMR\_RST\_SHIFT\_RSTn* USB0HMR reset control .  
*kUSB0HSL\_RST\_SHIFT\_RSTn* USB0HSL reset control .  
*kCSS\_RST\_SHIFT\_RSTn* CSS reset control .  
*kPOWERQUAD\_RST\_SHIFT\_RSTn* PowerQuad reset control .

***kCTIMER3\_RST\_SHIFT\_RSTn*** TIMER3 reset control .  
***kCTIMER4\_RST\_SHIFT\_RSTn*** TIMER4 reset control .  
***kPUF\_RST\_SHIFT\_RSTn*** PUF reset control  
***kPKC\_RST\_SHIFT\_RSTn*** PKC reset control .  
***kANACTRL\_RST\_SHIFT\_RSTn*** ANACTRL reset control .  
***kHSLSPI\_RST\_SHIFT\_RSTn*** HS LSPI reset control  
***kGPIOSEC\_RST\_SHIFT\_RSTn*** GPIO\_SEC reset control .  
***kGPIOSECINT\_RST\_SHIFT\_RSTn*** GPIO secure int reset control .  
***kI3C0\_RST\_SHIFT\_RSTn*** I3C0 reset control .  
***kENC0\_RST\_SHIFT\_RSTn*** ENC0 reset control .  
***kENC1\_RST\_SHIFT\_RSTn*** ENC1 reset control .  
***kPWM0\_RST\_SHIFT\_RSTn*** PWM0 reset control .  
***kPWM1\_RST\_SHIFT\_RSTn*** PWM1 reset control .  
***kAOI0\_RST\_SHIFT\_RSTn*** AOI0 reset control .  
***kAOI1\_RST\_SHIFT\_RSTn*** AOI1 reset control .  
***kFTM0\_RST\_SHIFT\_RSTn*** FTM0 reset control .  
***kDAC1\_RST\_SHIFT\_RSTn*** DAC1 reset control .  
***kDAC2\_RST\_SHIFT\_RSTn*** DAC2 reset control .  
***kOPAMP0\_RST\_SHIFT\_RSTn*** OPAMP0 reset control .  
***kOPAMP1\_RST\_SHIFT\_RSTn*** OPAMP1 reset control .  
***kOPAMP2\_RST\_SHIFT\_RSTn*** OPAMP2 reset control .  
***kHSCMP0\_RST\_SHIFT\_RSTn*** HSCMP0 reset control .  
***kHSCMP1\_RST\_SHIFT\_RSTn*** HSCMP1 reset control .  
***kHSCMP2\_RST\_SHIFT\_RSTn*** HSCMP2 reset control .  
***kVREF\_RST\_SHIFT\_RSTn*** VREF reset control .

## 7.4 Function Documentation

### 7.4.1 void RESET\_SetPeripheralReset ( reset\_ip\_name\_t *peripheral* )

Asserts reset signal to specified peripheral module.

Parameters

<i>peripheral</i>	Assert reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	--------------------------------------------------------------------------------------------------------------------------------------

### 7.4.2 void RESET\_ClearPeripheralReset ( reset\_ip\_name\_t *peripheral* )

Clears reset signal to specified peripheral module, allows it to operate.

## Parameters

<i>peripheral</i>	Clear reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	-------------------------------------------------------------------------------------------------------------------------------------

### 7.4.3 void RESET\_PeripheralReset ( reset\_ip\_name\_t *peripheral* )

Reset peripheral module.

## Parameters

<i>peripheral</i>	Peripheral to reset. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	--------------------------------------------------------------------------------------------------------------------------

## Chapter 8

# ANACTRL: Analog Control Driver

### 8.1 ANACTRL function groups

### 8.2 Overview

### 8.3 Function groups

The ANACTRL driver supports initialization/configuration/operation for optimization/customization purpose.

#### 8.3.1 Initialization and deinitialization

This function group is to enable/disable the clock for the ANACTRL module.

#### 8.3.2 Set oscillators

The function `ANACTRL_SetFro192M` sets the on-chip high-speed Free Running Oscillator. The function [ANACTRL\\_GetDefaultFro192MConfig\(\)](#) gets the default configuration.

The function `ANACTRL_SetXo32M` sets the 32 MHz Crystal oscillator. The function [ANACTRL\\_GetDefaultXo32MConfig\(\)](#) gets the default configuration.

#### 8.3.3 Measure Frequency

This function measures the target frequency according to the reference frequency.

#### 8.3.4 Interrupt

Provides functions to enable/disable/clear ANACTRL interrupts.

#### 8.3.5 Status

Provides functions to get the ANACTRL status.

### Data Structures

- struct [anactrl\\_fro192M\\_config\\_t](#)

- *Configuration for FRO192M. [More...](#)*
- struct [anactrl\\_xo32M\\_config\\_t](#)  
*Configuration for XO32M. [More...](#)*

## Macros

- #define [FSL\\_ANACTRL\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 3, 1)) /\*!< Version 2.3.1.  
\*/  
*ANACTRL driver version.*

## Enumerations

- enum [\\_anactrl\\_interrupt\\_flags](#) {  
[kANACTRL\\_BodVbatFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODVBAT\_STATUS\_MASK,  
[kANACTRL\\_BodVbatInterruptFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODVBAT\_INT\_STATUS\_MASK,  
[kANACTRL\\_BodVbatPowerFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODVBAT\_VAL\_MASK,  
[kANACTRL\\_BodCoreFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODCORE\_STATUS\_MASK,  
[kANACTRL\\_BodCoreInterruptFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODCORE\_INT\_STATUS\_MASK,  
[kANACTRL\\_BodCorePowerFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODCORE\_VAL\_MASK,  
[kANACTRL\\_DcdcFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_DCDC\_STATUS\_MASK,  
[kANACTRL\\_DcdcInterruptFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_DCDC\_INT\_STATUS\_MASK,  
[kANACTRL\\_DcdcPowerFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_DCDC\_VAL\_MASK  
 }  
*ANACTRL interrupt flags.*
- enum [\\_anactrl\\_interrupt](#) {  
[kANACTRL\\_BodVbatInterruptEnable](#) = ANACTRL\_BOD\_DCDC\_INT\_CTRL\_BODVBAT\_INT\_ENABLE\_MASK,  
[kANACTRL\\_BodCoreInterruptEnable](#) = ANACTRL\_BOD\_DCDC\_INT\_CTRL\_BODCORE\_INT\_ENABLE\_MASK,  
[kANACTRL\\_DcdcInterruptEnable](#) = ANACTRL\_BOD\_DCDC\_INT\_CTRL\_DCDC\_INT\_ENABLE\_MASK }  
*ANACTRL interrupt control.*
- enum [\\_anactrl\\_flags](#) {  
[kANACTRL\\_FlashPowerDownFlag](#) = ANACTRL\_ANALOG\_CTRL\_STATUS\_FLASH\_PWDWN\_MASK,  
[kANACTRL\\_FlashInitErrorFlag](#) = ANACTRL\_ANALOG\_CTRL\_STATUS\_FLASH\_INIT\_ERROR\_MASK }  
*ANACTRL status flags.*
- enum [\\_anactrl\\_osc\\_flags](#) {

```

kANACTRL_OutputClkValidFlag = ANACTRL_FRO192M_STATUS_CLK_VALID_MASK,
kANACTRL_CCOTresholdVoltageFlag = ANACTRL_FRO192M_STATUS_ATB_VCTRL_M-
ASK,
kANACTRL_XO32MOutputReadyFlag = ANACTRL_XO32M_STATUS_XO_READY_MASK
<< 16U }

```

*ANACTRL FRO192M and XO32M status flags.*

## Initialization and deinitialization

- void [ANACTRL\\_Init](#) (ANACTRL\_Type \*base)  
*Initializes the ANACTRL mode, the module's clock will be enabled by invoking this function.*
- void [ANACTRL\\_Deinit](#) (ANACTRL\_Type \*base)  
*De-initializes ANACTRL module, the module's clock will be disabled by invoking this function.*

## Set oscillators

- void [ANACTRL\\_SetFro192M](#) (ANACTRL\_Type \*base, const [anactrl\\_fro192M\\_config\\_t](#) \*config)  
*Configures the on-chip high-speed Free Running Oscillator(FRO192M), such as enabling/disabling 12 MHz clock output and enable/disable 96MHz clock output.*
- void [ANACTRL\\_GetDefaultFro192MConfig](#) ([anactrl\\_fro192M\\_config\\_t](#) \*config)  
*Gets the default configuration of FRO192M.*
- void [ANACTRL\\_SetXo32M](#) (ANACTRL\_Type \*base, const [anactrl\\_xo32M\\_config\\_t](#) \*config)  
*Configures the 32 MHz Crystal oscillator(High-speed crystal oscillator), such as enable/disable output to CPU system, and so on.*
- void [ANACTRL\\_GetDefaultXo32MConfig](#) ([anactrl\\_xo32M\\_config\\_t](#) \*config)  
*Gets the default configuration of XO32M.*

## Interrupt Interface

- static void [ANACTRL\\_EnableInterrupts](#) (ANACTRL\_Type \*base, uint32\_t mask)  
*Enables the ANACTRL interrupts.*
- static void [ANACTRL\\_DisableInterrupts](#) (ANACTRL\_Type \*base, uint32\_t mask)  
*Disables the ANACTRL interrupts.*
- static void [ANACTRL\\_ClearInterrupts](#) (ANACTRL\_Type \*base, uint32\_t mask)  
*Clears the ANACTRL interrupts.*

## Status Interface

- static uint32\_t [ANACTRL\\_GetStatusFlags](#) (ANACTRL\_Type \*base)  
*Gets ANACTRL status flags.*
- static uint32\_t [ANACTRL\\_GetOscStatusFlags](#) (ANACTRL\_Type \*base)  
*Gets ANACTRL oscillators status flags.*
- static uint32\_t [ANACTRL\\_GetInterruptStatusFlags](#) (ANACTRL\_Type \*base)  
*Gets ANACTRL interrupt status flags.*
- static void [ANACTRL\\_EnableVref1V](#) (ANACTRL\_Type \*base, bool enable)  
*Aux\_Bias Control Interfaces.*



## 8.4 Data Structure Documentation

### 8.4.1 struct `anactrl_fro192M_config_t`

This structure holds the configuration settings for the on-chip high-speed Free Running Oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL\\_GetDefaultFro192MConfig\(\)](#) function and pass a pointer to your config structure instance.

#### Data Fields

- bool [enable12MHzClk](#)  
*Enable 12MHz clock.*
- bool [enable96MHzClk](#)  
*Enable 96MHz clock.*

#### Field Documentation

(1) bool `anactrl_fro192M_config_t::enable12MHzClk`

(2) bool `anactrl_fro192M_config_t::enable96MHzClk`

### 8.4.2 struct `anactrl_xo32M_config_t`

This structure holds the configuration settings for the 32 MHz crystal oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL\\_GetDefaultXo32MConfig\(\)](#) function and pass a pointer to your config structure instance.

#### Data Fields

- bool [enableACBufferBypass](#)  
*Enable XO AC buffer bypass in pll and top level.*
- bool [enableSysCLKOutput](#)  
*Enable XO 32 MHz output to CPU system, SCT, and CLKOUT.*
- bool [enableADCOutput](#)  
*Enable High speed crystal oscillator output to ADC.*

#### Field Documentation

(1) bool `anactrl_xo32M_config_t::enableACBufferBypass`

(2) bool `anactrl_xo32M_config_t::enableADCOutput`

## 8.5 Macro Definition Documentation

8.5.1 **#define** `FSL_ANACTRL_DRIVER_VERSION (MAKE_VERSION(2, 3, 1)) /*!< Version 2.3.1. */`

## 8.6 Enumeration Type Documentation

### 8.6.1 enum \_anactrl\_interrupt\_flags

Enumerator

*kANACTRL\_BodVbatFlag* BOD VBAT Interrupt status before Interrupt Enable.  
*kANACTRL\_BodVbatInterruptFlag* BOD VBAT Interrupt status after Interrupt Enable.  
*kANACTRL\_BodVbatPowerFlag* Current value of BOD VBAT power status output.  
*kANACTRL\_BodCoreFlag* BOD CORE Interrupt status before Interrupt Enable.  
*kANACTRL\_BodCoreInterruptFlag* BOD CORE Interrupt status after Interrupt Enable.  
*kANACTRL\_BodCorePowerFlag* Current value of BOD CORE power status output.  
*kANACTRL\_DcdcFlag* DCDC Interrupt status before Interrupt Enable.  
*kANACTRL\_DcdcInterruptFlag* DCDC Interrupt status after Interrupt Enable.  
*kANACTRL\_DcdcPowerFlag* Current value of DCDC power status output.

### 8.6.2 enum \_anactrl\_interrupt

Enumerator

*kANACTRL\_BodVbatInterruptEnable* BOD VBAT interrupt control.  
*kANACTRL\_BodCoreInterruptEnable* BOD CORE interrupt control.  
*kANACTRL\_DcdcInterruptEnable* DCDC interrupt control.

### 8.6.3 enum \_anactrl\_flags

Enumerator

*kANACTRL\_FlashPowerDownFlag* Flash power-down status.  
*kANACTRL\_FlashInitErrorFlag* Flash initialization error status.

### 8.6.4 enum \_anactrl\_osc\_flags

Enumerator

*kANACTRL\_OutputClkValidFlag* Output clock valid signal.  
*kANACTRL\_CCOTresholdVoltageFlag* CCO threshold voltage detector output (signal vcco\_ok).  
*kANACTRL\_XO32MOutputReadyFlag* Indicates XO out frequency statibilty.

## 8.7 Function Documentation

### 8.7.1 void ANACTRL\_Init ( ANACTRL\_Type \* *base* )

## Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

**8.7.2 void ANACTRL\_Deinit ( ANACTRL\_Type \* *base* )**

## Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

**8.7.3 void ANACTRL\_SetFro192M ( ANACTRL\_Type \* *base*, const *anactrl\_fro192M\_config\_t* \* *config* )**

## Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>config</i>	Pointer to FRO192M configuration structure. Refer to <a href="#">anactrl_fro192M_config_t</a> structure.

**8.7.4 void ANACTRL\_GetDefaultFro192MConfig ( *anactrl\_fro192M\_config\_t* \* *config* )**

The default values are:

```
config->enable12MHzClk = true;
config->enable96MHzClk = false;
```

## Parameters

<i>config</i>	Pointer to FRO192M configuration structure. Refer to <a href="#">anactrl_fro192M_config_t</a> structure.
---------------	----------------------------------------------------------------------------------------------------------

**8.7.5 void ANACTRL\_SetXo32M ( ANACTRL\_Type \* *base*, const *anactrl\_xo32M\_config\_t* \* *config* )**

## Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>config</i>	Pointer to XO32M configuration structure. Refer to <a href="#">anactrl_xo32M_config_t</a> structure.

### 8.7.6 void ANACTRL\_GetDefaultXo32MConfig ( anactrl\_xo32M\_config\_t \* *config* )

The default values are:

```
config->enableSysCLKOutput = false;
config->enableACBufferBypass = false;
```

## Parameters

<i>config</i>	Pointer to XO32M configuration structure. Refer to <a href="#">anactrl_xo32M_config_t</a> structure.
---------------	------------------------------------------------------------------------------------------------------

### 8.7.7 static void ANACTRL\_EnableInterrupts ( ANACTRL\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_anactrl_interrupt" enumeration.

### 8.7.8 static void ANACTRL\_DisableInterrupts ( ANACTRL\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_anactrl_interrupt" enumeration.

### 8.7.9 static void ANACTRL\_ClearInterrupts ( ANACTRL\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_anactrl_interrupt" enumeration.

### 8.7.10 static uint32\_t ANACTRL\_GetStatusFlags ( ANACTRL\_Type \* *base* ) [inline], [static]

This function gets Analog control status flags. The flags are returned as the logical OR value of the enumerators [\\_anactrl\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_anactrl\\_flags](#). For example, to check whether the flash is in power down mode:

```
*  if (kANACTRL_FlashPowerDownFlag & ANACTRL_ANACTRL_GetStatusFlags(ANACTRL))
*  {
*      ...
*  }
*
```

## Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

## Returns

ANACTRL status flags which are given in the enumerators in the [\\_anactrl\\_flags](#).

### 8.7.11 static uint32\_t ANACTRL\_GetOscStatusFlags ( ANACTRL\_Type \* *base* ) [inline], [static]

This function gets Anactrl oscillators status flags. The flags are returned as the logical OR value of the enumerators [\\_anactrl\\_osc\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_anactrl\\_osc\\_flags](#). For example, to check whether the FRO192M clock output is valid:

```
*  if (kANACTRL_OutputClkValidFlag & ANACTRL_ANACTRL_GetOscStatusFlags(
*  ANACTRL))
*  {
*      ...
*  }
*
```

## Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

## Returns

ANACTRL oscillators status flags which are given in the enumerators in the [\\_anactrl\\_osc\\_flags](#).

### 8.7.12 static uint32\_t ANACTRL\_GetInterruptStatusFlags ( ANACTRL\_Type \* *base* ) [inline], [static]

This function gets Anactrl interrupt status flags. The flags are returned as the logical OR value of the enumerators [\\_anactrl\\_interrupt\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_anactrl\\_interrupt\\_flags](#). For example, to check whether the VBAT voltage level is above the threshold:

```
*  if (kANACTRL_BodVbatPowerFlag & ANACTRL_GetInterruptStatusFlags(
*  ANACTRL) )
*  {
*      ...
*  }
*
```

## Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

## Returns

ANACTRL oscillators status flags which are given in the enumerators in the [\\_anactrl\\_osc\\_flags](#).

### 8.7.13 static void ANACTRL\_EnableVref1V ( ANACTRL\_Type \* *base*, bool *enable* ) [inline], [static]

Enables/disables 1V reference voltage buffer.

## Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>enable</i>	Used to enable or disable 1V reference voltage buffer.

## Chapter 9

# CASPER: The Cryptographic Accelerator and Signal Processing Engine with RAM sharing

### 9.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Cryptographic Accelerator and Signal Processing Engine with RAM sharing (CASPER) module of MCUXpresso SDK devices. The CASPER peripheral provides acceleration of asymmetric cryptographic algorithms as well as optionally of certain signal processing algorithms. The cryptographic acceleration is normally used in conjunction with pure-hardware blocks for hashing and symmetric cryptography, thereby providing performance and energy efficiency for a range of cryptographic uses.

Blocking synchronous APIs are provided for selected cryptographic algorithms using CASPER hardware. The driver interface intends to be easily integrated with generic software crypto libraries such as mbedTLS or wolfSSL. The CASPER operations are complete (and results are made available for further usage) when a function returns. When called, these functions do not return until an CASPER operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status and also for plaintext or ciphertext data movements. The driver functions are not re-entrant. These functions provide typical interface to upper layer or application software.

### 9.2 CASPER Driver Initialization and deinitialization

CASPER Driver is initialized by calling the [CASPER\\_Init\(\)](#) function, it resets the CASPER module and enables it's clock. CASPER Driver is deinitialized by calling the [CASPER\\_Deinit\(\)](#) function, it disables CASPER module clock.

### 9.3 Comments about API usage in RTOS

CASPER operations provided by this driver are not re-entrant. Thus, application software shall ensure the CASPER module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

### 9.4 Comments about API usage in interrupt handler

All APIs shall not be used from interrupt handler as global variables are used.

### 9.5 CASPER Driver Examples

#### 9.5.1 Simple examples

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/casper/



## Modules

- [casper\\_driver](#)
- [casper\\_driver\\_pkha](#)

## 9.6 casper\_driver

### 9.6.1 Overview

#### Enumerations

- enum `casper_operation_t` { ,  
`kCASPER_OpMul6464Sum`,  
`kCASPER_OpMul6464FullSum`,  
`kCASPER_OpMul6464Reduce`,  
`kCASPER_OpAdd64` = 0x08,  
`kCASPER_OpSub64` = 0x09,  
`kCASPER_OpDouble64` = 0x0A,  
`kCASPER_OpXor64` = 0x0B,  
`kCASPER_OpRSub64` = 0x0C,  
`kCASPER_OpShiftLeft32`,  
`kCASPER_OpShiftRight32` = 0x11,  
`kCASPER_OpCopy` = 0x14,  
`kCASPER_OpRemask` = 0x15,  
`kCASPER_OpFill` = 0x16,  
`kCASPER_OpZero` = 0x17,  
`kCASPER_OpCompare` = 0x18,  
`kCASPER_OpCompareFast` = 0x19 }  
*CASPER operation.*
- enum `casper_algo_t` {  
`kCASPER_ECC_P256` = 0x01,  
`kCASPER_ECC_P384` = 0x02,  
`kCASPER_ECC_P521` = 0x03 }  
*Algorithm used for CASPER operation.*

#### Functions

- void `CASPER_Init` (CASPER\_Type \*base)  
*Enables clock and disables reset for CASPER peripheral.*
- void `CASPER_Deinit` (CASPER\_Type \*base)  
*Disables clock for CASPER peripheral.*

#### Driver version

- #define `FSL_CASPER_DRIVER_VERSION` (MAKE\_VERSION(2, 2, 3))  
*CASPER driver version.*

## 9.6.2 Macro Definition Documentation

### 9.6.2.1 #define FSL\_CASPER\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 3))

Version 2.2.3.

Current version: 2.2.3

Change log:

- Version 2.0.0
  - Initial version
- Version 2.0.1
  - Bug fix KPSDK-24531 double\_scalar\_multiplication() result may be all zeroes for some specific input
- Version 2.0.2
  - Bug fix KPSDK-25015 CASPER\_MEMCPY hard-fault on LPC55xx when both source and destination buffers are outside of CASPER\_RAM
- Version 2.0.3
  - Bug fix KPSDK-28107 RSUB, FILL and ZERO operations not implemented in enum \_casper\_operation.
- Version 2.0.4
  - For GCC compiler, enforce O1 optimize level, specifically to remove strict-aliasing option. This driver is very specific and requires -fno-strict-aliasing.
- Version 2.0.5
  - Fix sign-compare warning.
- Version 2.0.6
  - Fix IAR Pa082 warning.
- Version 2.0.7
  - Fix MISRA-C 2012 issue.
- Version 2.0.8
  - Add feature macro for CASPER\_RAM\_OFFSET.
- Version 2.0.9
  - Remove unused function Jac\_oncurve().
  - Fix ECC384 build.
- Version 2.0.10
  - Fix MISRA-C 2012 issue.
- Version 2.1.0
  - Add ECC NIST P-521 elliptic curve.
- Version 2.2.0
  - Rework driver to support multiple curves at once.
- Version 2.2.1
  - Fix MISRA-C 2012 issue.
- Version 2.2.2
  - Enable hardware interleaving to RAMX0 and RAMX1 for CASPER by feature macro FSL\_FEATURE\_CASPER\_RAM\_HW\_INTERLEAVE

- Version 2.2.3
  - Added macro into CASPER\_Init and CASPER\_Deinit to support devices without clock and reset control.

## 9.6.3 Enumeration Type Documentation

### 9.6.3.1 enum casper\_operation\_t

Enumerator

***kCASPER\_OpMul6464Sum*** Walking 1 or more of J loop, doing  $r=a*b$  using  $64 \times 64=128$ .  
***kCASPER\_OpMul6464FullSum*** Walking 1 or more of J loop, doing  $c,r=r+a*b$  using  $64 \times 64=128$ , but assume inner j loop.  
***kCASPER\_OpMul6464Reduce*** Walking 1 or more of J loop, doing  $c,r=r+a*b$  using  $64 \times 64=128$ , but sum all of w.  
***kCASPER\_OpAdd64*** Walking 1 or more of J loop, doing  $c,r[-1]=r+a*b$  using  $64 \times 64=128$ , but skip 1st write.  
***kCASPER\_OpSub64*** Walking add with off\_AB, and in/out off\_RES doing  $c,r=r+a+c$  using  $64+64=65$ .  
***kCASPER\_OpDouble64*** Walking subtract with off\_AB, and in/out off\_RES doing  $r=r-a$  using  $64-64=64$ , with last borrow implicit if any.  
***kCASPER\_OpXor64*** Walking add to self with off\_RES doing  $c,r=r+r+c$  using  $64+64=65$ .  
***kCASPER\_OpRSub64*** Walking XOR with off\_AB, and in/out off\_RES doing  $r=r^a$  using  $64^64=64$ .  
***kCASPER\_OpShiftLeft32*** Walking subtract with off\_AB, and in/out off\_RES using  $r=a-r$ .  
***kCASPER\_OpShiftRight32*** Walking shift left doing  $r1,r=(b*D)|r1$ , where D is  $2^{amt}$  and is loaded by app (off\_CD not used)  
***kCASPER\_OpCopy*** Walking shift right doing  $r,r1=(b*D)|r1$ , where D is  $2^{(32-amt)}$  and is loaded by app (off\_CD not used) and off\_RES starts at MSW.  
***kCASPER\_OpRemask*** Copy from ABoff to resoff, 64b at a time.  
***kCASPER\_OpFill*** Copy and mask from ABoff to resoff, 64b at a time.  
***kCASPER\_OpZero*** Fill RESOFF using 64 bits at a time with value in A and B.  
***kCASPER\_OpCompare*** Fill RESOFF using 64 bits at a time of 0s.  
***kCASPER\_OpCompareFast*** Compare two arrays, running all the way to the end.

### 9.6.3.2 enum casper\_algo\_t

Enumerator

***kCASPER\_ECC\_P256*** ECC\_P256.  
***kCASPER\_ECC\_P384*** ECC\_P384.  
***kCASPER\_ECC\_P521*** ECC\_P521.

## 9.6.4 Function Documentation

### 9.6.4.1 void CASPER\_Init ( CASPER\_Type \* *base* )

Enable clock and disable reset for CASPER.

Parameters

<i>base</i>	CASPER base address
-------------	---------------------

#### 9.6.4.2 void CASPER\_Deinit ( CASPER\_Type \* *base* )

Disable clock and enable reset.

Parameters

<i>base</i>	CASPER base address
-------------	---------------------

## 9.7 casper\_driver\_pkha

### 9.7.1 Overview

#### Functions

- void [CASPER\\_ModExp](#) (CASPER\_Type \*base, const uint8\_t \*signature, const uint8\_t \*pubN, size\_t wordLen, uint32\_t pubE, uint8\_t \*plaintext)  
*Performs modular exponentiation -  $(A^E) \bmod N$ .*
- void [CASPER\\_ecc\\_init](#) (casper\_algo\_t curve)  
*Initialize prime modulus mod in Casper memory.*
- void [CASPER\\_ECC\\_SECP256R1\\_Mul](#) (CASPER\_Type \*base, uint32\_t resX[8], uint32\_t resY[8], uint32\_t X[8], uint32\_t Y[8], uint32\_t scalar[8])  
*Performs ECC secp256r1 point single scalar multiplication.*
- void [CASPER\\_ECC\\_SECP256R1\\_MulAdd](#) (CASPER\_Type \*base, uint32\_t resX[8], uint32\_t resY[8], uint32\_t X1[8], uint32\_t Y1[8], uint32\_t scalar1[8], uint32\_t X2[8], uint32\_t Y2[8], uint32\_t scalar2[8])  
*Performs ECC secp256r1 point double scalar multiplication.*
- void [CASPER\\_ECC\\_SECP384R1\\_Mul](#) (CASPER\_Type \*base, uint32\_t resX[12], uint32\_t resY[12], uint32\_t X[12], uint32\_t Y[12], uint32\_t scalar[12])  
*Performs ECC secp384r1 point single scalar multiplication.*
- void [CASPER\\_ECC\\_SECP384R1\\_MulAdd](#) (CASPER\_Type \*base, uint32\_t resX[12], uint32\_t resY[12], uint32\_t X1[12], uint32\_t Y1[12], uint32\_t scalar1[12], uint32\_t X2[12], uint32\_t Y2[12], uint32\_t scalar2[12])  
*Performs ECC secp384r1 point double scalar multiplication.*
- void [CASPER\\_ECC\\_SECP521R1\\_Mul](#) (CASPER\_Type \*base, uint32\_t resX[18], uint32\_t resY[18], uint32\_t X[18], uint32\_t Y[18], uint32\_t scalar[18])  
*Performs ECC secp521r1 point single scalar multiplication.*
- void [CASPER\\_ECC\\_SECP521R1\\_MulAdd](#) (CASPER\_Type \*base, uint32\_t resX[18], uint32\_t resY[18], uint32\_t X1[18], uint32\_t Y1[18], uint32\_t scalar1[18], uint32\_t X2[18], uint32\_t Y2[18], uint32\_t scalar2[18])  
*Performs ECC secp521r1 point double scalar multiplication.*

### 9.7.2 Function Documentation

#### 9.7.2.1 void CASPER\_ModExp ( CASPER\_Type \* *base*, const uint8\_t \* *signature*, const uint8\_t \* *pubN*, size\_t *wordLen*, uint32\_t *pubE*, uint8\_t \* *plaintext* )

This function performs modular exponentiation.

Parameters

---

	<i>base</i>	CASPER base address
	<i>signature</i>	first addend (in little endian format)
	<i>pubN</i>	modulus (in little endian format)
	<i>wordLen</i>	Size of pubN in bytes
	<i>pubE</i>	exponent
out	<i>plaintext</i>	Output array to store result of operation (in little endian format)

### 9.7.2.2 void CASPER\_ecc\_init ( casper\_algo\_t *curve* )

Set the prime modulus mod in Casper memory and set N\_wordlen according to selected algorithm.

Parameters

<i>curve</i>	elliptic curve algorithm
--------------	--------------------------

### 9.7.2.3 void CASPER\_ECC\_SECP256R1\_Mul ( CASPER\_Type \* *base*, uint32\_t *resX*[8], uint32\_t *resY*[8], uint32\_t *X*[8], uint32\_t *Y*[8], uint32\_t *scalar*[8] )

This function performs ECC secp256r1 point single scalar multiplication  $[resX; resY] = scalar * [X; Y]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate in normal form, little endian.
out	<i>resY</i>	Output Y affine coordinate in normal form, little endian.
	<i>X</i>	Input X affine coordinate in normal form, little endian.
	<i>Y</i>	Input Y affine coordinate in normal form, little endian.
	<i>scalar</i>	Input scalar integer, in normal form, little endian.

### 9.7.2.4 void CASPER\_ECC\_SECP256R1\_MulAdd ( CASPER\_Type \* *base*, uint32\_t *resX*[8], uint32\_t *resY*[8], uint32\_t *X1*[8], uint32\_t *Y1*[8], uint32\_t *scalar1*[8], uint32\_t *X2*[8], uint32\_t *Y2*[8], uint32\_t *scalar2*[8] )

This function performs ECC secp256r1 point double scalar multiplication  $[resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All



arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate.
out	<i>resY</i>	Output Y affine coordinate.
	<i>X1</i>	Input X1 affine coordinate.
	<i>Y1</i>	Input Y1 affine coordinate.
	<i>scalar1</i>	Input scalar1 integer.
	<i>X2</i>	Input X2 affine coordinate.
	<i>Y2</i>	Input Y2 affine coordinate.
	<i>scalar2</i>	Input scalar2 integer.

#### 9.7.2.5 void CASPER\_ECC\_SECP384R1\_Mul ( CASPER\_Type \* *base*, uint32\_t *resX*[12], uint32\_t *resY*[12], uint32\_t *X*[12], uint32\_t *Y*[12], uint32\_t *scalar*[12] )

This function performs ECC secp384r1 point single scalar multiplication  $[resX; resY] = scalar * [X; Y]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate in normal form, little endian.
out	<i>resY</i>	Output Y affine coordinate in normal form, little endian.
	<i>X</i>	Input X affine coordinate in normal form, little endian.
	<i>Y</i>	Input Y affine coordinate in normal form, little endian.
	<i>scalar</i>	Input scalar integer, in normal form, little endian.

#### 9.7.2.6 void CASPER\_ECC\_SECP384R1\_MulAdd ( CASPER\_Type \* *base*, uint32\_t *resX*[12], uint32\_t *resY*[12], uint32\_t *X1*[12], uint32\_t *Y1*[12], uint32\_t *scalar1*[12], uint32\_t *X2*[12], uint32\_t *Y2*[12], uint32\_t *scalar2*[12] )

This function performs ECC secp384r1 point double scalar multiplication  $[resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate.
out	<i>resY</i>	Output Y affine coordinate.
	<i>X1</i>	Input X1 affine coordinate.
	<i>Y1</i>	Input Y1 affine coordinate.
	<i>scalar1</i>	Input scalar1 integer.
	<i>X2</i>	Input X2 affine coordinate.
	<i>Y2</i>	Input Y2 affine coordinate.
	<i>scalar2</i>	Input scalar2 integer.

#### 9.7.2.7 void CASPER\_ECC\_SECP521R1\_Mul ( CASPER\_Type \* *base*, uint32\_t *resX*[18], uint32\_t *resY*[18], uint32\_t *X*[18], uint32\_t *Y*[18], uint32\_t *scalar*[18] )

This function performs ECC secp521r1 point single scalar multiplication  $[resX; resY] = scalar * [X; Y]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate in normal form, little endian.
out	<i>resY</i>	Output Y affine coordinate in normal form, little endian.
	<i>X</i>	Input X affine coordinate in normal form, little endian.
	<i>Y</i>	Input Y affine coordinate in normal form, little endian.
	<i>scalar</i>	Input scalar integer, in normal form, little endian.

#### 9.7.2.8 void CASPER\_ECC\_SECP521R1\_MulAdd ( CASPER\_Type \* *base*, uint32\_t *resX*[18], uint32\_t *resY*[18], uint32\_t *X1*[18], uint32\_t *Y1*[18], uint32\_t *scalar1*[18], uint32\_t *X2*[18], uint32\_t *Y2*[18], uint32\_t *scalar2*[18] )

This function performs ECC secp521r1 point double scalar multiplication  $[resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate.
out	<i>resY</i>	Output Y affine coordinate.
	<i>X1</i>	Input X1 affine coordinate.
	<i>Y1</i>	Input Y1 affine coordinate.
	<i>scalar1</i>	Input scalar1 integer.
	<i>X2</i>	Input X2 affine coordinate.
	<i>Y2</i>	Input Y2 affine coordinate.
	<i>scalar2</i>	Input scalar2 integer.

# Chapter 10

## CMP: Analog Comparator Driver

### 10.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Analog Comparator (CMP) module of MCU-Xpresso SDK devices.

### 10.2 Function groups

The driver provides a set of functions to set two input sources of the on-chip comparator and compare the voltage of them.

#### 10.2.1 Initialization and deinitialization

The function [CMP\\_Init\(\)](#) initializes the CMP with specified configurations. The function [CMP\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [CMP\\_Deinit\(\)](#) disables the module clock.

#### 10.2.2 Compare

The function [CMP\\_SetInputChannels\(\)](#) configures the P-side and N-side input sources.

The function [CMP\\_SetVREF\(\)](#) sets the reference voltage which can be dedicated to input 0 of both P and N sides.

The function [CMP\\_GetOutput\(\)](#) gets the compare result of the two sides.

#### 10.2.3 Interrupt

Provides functions to enable/disable/clear CMP interrupts.

The function [CMP\\_EnableFilteredInterruptSource\(\)](#) allows users to select which analog comparator output (filtered or un-filtered) is used for interrupt detection.

#### 10.2.4 Status

Provides functions to get the CMP status.

## 10.3 Typical use case

### 10.3.1 Polling Configuration

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/cmp\_1

### 10.3.2 Interrupt Configuration

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/cmp\_1

## Data Structures

- struct `cmp_config_t`  
*CMP configuration structure. [More...](#)*

## Enumerations

- enum `_cmp_input_mux` {  
  `kCMP_InputVREF` = 0U,  
  `kCMP_Input1` = 1U,  
  `kCMP_Input2` = 2U,  
  `kCMP_Input3` = 3U,  
  `kCMP_Input4` = 4U,  
  `kCMP_Input5` = 5U }  
*CMP input mux for positive and negative sides.*
- enum `_cmp_interrupt_type` {  
  `kCMP_EdgeDisable` = 0U,  
  `kCMP_EdgeRising` = 2U,  
  `kCMP_EdgeFalling` = 4U,  
  `kCMP_EdgeRisingFalling` = 6U,  
  `kCMP_LevelDisable` = 1U,  
  `kCMP_LevelHigh` = 3U,  
  `kCMP_LevelLow` = 5U }  
*CMP interrupt type.*
- enum `cmp_vref_source_t` {  
  `KCMP_VREFSourceVDDA` = 1U,  
  `KCMP_VREFSourceInternalVREF` = 0U }  
*CMP Voltage Reference source.*
- enum `cmp_filtercgf_samplemode_t` {  
  `kCMP_FilterSampleMode0` = 0U,  
  `kCMP_FilterSampleMode1` = 1U,  
  `kCMP_FilterSampleMode2` = 2U,  
  `kCMP_FilterSampleMode3` = 3U }  
*CMP Filter sample mode.*

- enum `cmp_filtercgf_clkdiv_t` {  
`kCMP_FilterClockDivide1` = 0U,  
`kCMP_FilterClockDivide2` = 1U,  
`kCMP_FilterClockDivide4` = 2U,  
`kCMP_FilterClockDivide8` = 3U,  
`kCMP_FilterClockDivide16` = 4U,  
`kCMP_FilterClockDivide32` = 5U,  
`kCMP_FilterClockDivide64` = 6U }

*CMP Filter clock divider.*

## Driver version

- #define `FSL_CMP_DRIVER_VERSION` (`MAKE_VERSION`(2U, 2U, 1U))  
*Driver version 2.2.1.*

## Initialization and deinitialization

- void `CMP_Init` (const `cmp_config_t` \*config)  
*CMP initialization.*
- void `CMP_Deinit` (void)  
*CMP deinitialization.*
- void `CMP_GetDefaultConfig` (`cmp_config_t` \*config)  
*Initializes the CMP user configuration structure.*

## Compare Interface

- static void `CMP_SetInputChannels` (uint8\_t positiveChannel, uint8\_t negativeChannel)
- void `CMP_SetVREF` (const `cmp_vref_config_t` \*config)  
*Configures the VREFINPUT.*
- static bool `CMP_GetOutput` (void)  
*Get CMP compare output.*

## Interrupt Interface

- static void `CMP_EnableInterrupt` (uint32\_t type)  
*CMP enable interrupt.*
- static void `CMP_DisableInterrupt` (void)  
*CMP disable interrupt.*
- static void `CMP_ClearInterrupt` (void)  
*CMP clear interrupt.*
- static void `CMP_EnableFilteredInterruptSource` (bool enable)  
*Select which Analog comparator output (filtered or un-filtered) is used for interrupt detection.*

## Status Interface

- static bool `CMP_GetPreviousInterruptStatus` (void)  
*Get CMP interrupt status before interrupt enable.*
- static bool `CMP_GetInterruptStatus` (void)  
*Get CMP interrupt status after interrupt enable.*

## Filter Interface

- static void `CMP_FilterSampleConfig` (`cmp_filtercgf_samplemode_t` filterSampleMode, `cmp_filtercgf_clkdiv_t` filterClockDivider)  
*CMP Filter Sample Config.*

## 10.4 Data Structure Documentation

### 10.4.1 struct `cmp_config_t`

#### Data Fields

- bool `enableHysteresis`  
*Enable hysteresis.*
- bool `enableLowPower`  
*Enable low power mode.*

#### Field Documentation

(1) bool `cmp_config_t::enableHysteresis`

(2) bool `cmp_config_t::enableLowPower`

## 10.5 Macro Definition Documentation

10.5.1 `#define FSL_CMP_DRIVER_VERSION (MAKE_VERSION(2U, 2U, 1U))`

## 10.6 Enumeration Type Documentation

### 10.6.1 enum `_cmp_input_mux`

#### Enumerator

***kCMP\_InputVREF*** Cmp input from VREF.  
***kCMP\_Input1*** Cmp input source 1.  
***kCMP\_Input2*** Cmp input source 2.  
***kCMP\_Input3*** Cmp input source 3.  
***kCMP\_Input4*** Cmp input source 4.  
***kCMP\_Input5*** Cmp input source 5.

### 10.6.2 enum `_cmp_interrupt_type`

#### Enumerator

***kCMP\_EdgeDisable*** Disable edge interrupt.  
***kCMP\_EdgeRising*** Interrupt on falling edge.  
***kCMP\_EdgeFalling*** Interrupt on rising edge.



***kCMP\_EdgeRisingFalling*** Interrupt on both rising and falling edges.

***kCMP\_LevelDisable*** Disable level interrupt.

***kCMP\_LevelHigh*** Interrupt on high level.

***kCMP\_LevelLow*** Interrupt on low level.

### 10.6.3 enum cmp\_vref\_source\_t

Enumerator

***KCMP\_VREFSourceVDDA*** Select VDDA as VREF.

***KCMP\_VREFSourceInternalVREF*** Select internal VREF as VREF.

### 10.6.4 enum cmp\_filtercgf\_samplemode\_t

Enumerator

***kCMP\_FilterSampleMode0*** Bypass mode. Filtering is disabled.

***kCMP\_FilterSampleMode1*** Filter 1 clock period.

***kCMP\_FilterSampleMode2*** Filter 2 clock period.

***kCMP\_FilterSampleMode3*** Filter 3 clock period.

### 10.6.5 enum cmp\_filtercgf\_clkdiv\_t

Enumerator

***kCMP\_FilterClockDivide1*** Filter clock period duration equals 1 analog comparator clock period.

***kCMP\_FilterClockDivide2*** Filter clock period duration equals 2 analog comparator clock period.

***kCMP\_FilterClockDivide4*** Filter clock period duration equals 4 analog comparator clock period.

***kCMP\_FilterClockDivide8*** Filter clock period duration equals 8 analog comparator clock period.

***kCMP\_FilterClockDivide16*** Filter clock period duration equals 16 analog comparator clock period.

***kCMP\_FilterClockDivide32*** Filter clock period duration equals 32 analog comparator clock period.

***kCMP\_FilterClockDivide64*** Filter clock period duration equals 64 analog comparator clock period.

## 10.7 Function Documentation

### 10.7.1 void CMP\_Init ( const cmp\_config\_t \* config )

This function enables the CMP module and do necessary settings.

## Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

**10.7.2 void CMP\_Deinit ( void )**

This function gates the clock for CMP module.

**10.7.3 void CMP\_GetDefaultConfig ( cmp\_config\_t \* *config* )**

This function initializes the user configuration structure to these default values.

```
* config->enableHysteresis    = true;
* config->enableLowPower      = true;
* config->filterClockDivider  = kCMP_FilterClockDivider1;
* config->filterSampleMode    = kCMP_FilterSampleMode0;
*
```

## Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

**10.7.4 void CMP\_SetVREF ( const cmp\_vref\_config\_t \* *config* )**

## Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

**10.7.5 static bool CMP\_GetOutput ( void ) [inline], [static]**

## Returns

The output result. true: voltage on positive side is greater than negative side. false: voltage on positive side is lower than negative side.

**10.7.6 static void CMP\_EnableInterrupt ( uint32\_t *type* ) [inline], [static]**

## Parameters

<i>type</i>	CMP interrupt type. See "_cmp_interrupt_type".
-------------	------------------------------------------------

### 10.7.7 static void CMP\_EnableFilteredInterruptSource ( bool *enable* ) [inline], [static]

## Parameters

<i>enable</i>	false: Select Analog Comparator raw output (unfiltered) as input for interrupt detection. true: Select Analog Comparator filtered output as input for interrupt detection.
---------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

## Note

: When CMP is configured as the wakeup source in power down mode, this function must use the raw output as the interrupt source, that is, call this function and set parameter enable to false.

### 10.7.8 static bool CMP\_GetPreviousInterruptStatus ( void ) [inline], [static]

## Returns

Interrupt status. true: interrupt pending, false: no interrupt pending.

### 10.7.9 static bool CMP\_GetInterruptStatus ( void ) [inline], [static]

## Returns

Interrupt status. true: interrupt pending, false: no interrupt pending.

### 10.7.10 static void CMP\_FilterSampleConfig ( cmp\_filtercfg\_samplemode\_t *filterSampleMode*, cmp\_filtercfg\_clkdiv\_t *filterClockDivider* ) [inline], [static]

This function allows the users to configure the sampling mode and clock divider of the CMP Filter.

## Parameters

<i>filterSample-Mode</i>	CMP Select filter sample mode
<i>filterClock-Divider</i>	CMP Set fileter clock divider

# Chapter 11

## Common Driver

### 11.1 Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

#### Macros

- #define `FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ` 1  
*Macro to use the default weak IRQ handler in drivers.*
- #define `MAKE_STATUS`(group, code) (((group)\*100L) + (code)))  
*Construct a status code value from a group and code number.*
- #define `MAKE_VERSION`(major, minor, bugfix) (((major)\*65536L) + ((minor)\*256L) + (bugfix))  
*Construct the version number for drivers.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_NONE` 0U  
*No debug console.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_UART` 1U  
*Debug console based on UART.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_LPUART` 2U  
*Debug console based on LPUART.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_LPSCI` 3U  
*Debug console based on LPSCI.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_USBCDC` 4U  
*Debug console based on USBCDC.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM` 5U  
*Debug console based on FLEXCOMM.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_IUART` 6U  
*Debug console based on i.MX UART.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_VUSART` 7U  
*Debug console based on LPC\_VUSART.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART` 8U  
*Debug console based on LPC\_USART.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_SWO` 9U  
*Debug console based on SWO.*
- #define `DEBUG_CONSOLE_DEVICE_TYPE_QSCI` 10U  
*Debug console based on QSCI.*
- #define `ARRAY_SIZE`(x) (sizeof(x) / sizeof((x)[0]))  
*Computes the number of elements in an array.*

#### Typedefs

- typedef int32\_t `status_t`  
*Type used for all status and error return values.*

## Enumerations

- enum `_status_groups` {
  - `kStatusGroup_Generic` = 0,
  - `kStatusGroup_FLASH` = 1,
  - `kStatusGroup_LPSPI` = 4,
  - `kStatusGroup_FLEXIO_SPI` = 5,
  - `kStatusGroup_DSPI` = 6,
  - `kStatusGroup_FLEXIO_UART` = 7,
  - `kStatusGroup_FLEXIO_I2C` = 8,
  - `kStatusGroup_LPI2C` = 9,
  - `kStatusGroup_UART` = 10,
  - `kStatusGroup_I2C` = 11,
  - `kStatusGroup_LPSCI` = 12,
  - `kStatusGroup_LPUART` = 13,
  - `kStatusGroup_SPI` = 14,
  - `kStatusGroup_XRDC` = 15,
  - `kStatusGroup_SEMA42` = 16,
  - `kStatusGroup_SDHC` = 17,
  - `kStatusGroup_SDMMC` = 18,
  - `kStatusGroup_SAI` = 19,
  - `kStatusGroup_MCG` = 20,
  - `kStatusGroup_SCG` = 21,
  - `kStatusGroup_SDSPI` = 22,
  - `kStatusGroup_FLEXIO_I2S` = 23,
  - `kStatusGroup_FLEXIO_MCULCD` = 24,
  - `kStatusGroup_FLASHIAP` = 25,
  - `kStatusGroup_FLEXCOMM_I2C` = 26,
  - `kStatusGroup_I2S` = 27,
  - `kStatusGroup_IUART` = 28,
  - `kStatusGroup_CSI` = 29,
  - `kStatusGroup_MIPI_DSI` = 30,
  - `kStatusGroup_SDRAMC` = 35,
  - `kStatusGroup_POWER` = 39,
  - `kStatusGroup_ENET` = 40,
  - `kStatusGroup_PHY` = 41,
  - `kStatusGroup_TRGMUX` = 42,
  - `kStatusGroup_SMARTCARD` = 43,
  - `kStatusGroup_LMEM` = 44,
  - `kStatusGroup_QSPI` = 45,
  - `kStatusGroup_DMA` = 50,
  - `kStatusGroup_EDMA` = 51,
  - `kStatusGroup_DMAMGR` = 52,
  - `kStatusGroup_FLEXCAN` = 53,
  - `kStatusGroup_LTC` = 54,
  - `kStatusGroup_FLEXIO_CAMERA` = 55,
  - `kStatusGroup_LPC_SPI` = 56,
  - `kStatusGroup_LPC_USMCI` = 57,
  - `kStatusGroup_DMIC` = 58,
  - `kStatusGroup_SDIF` = 59,

```
kStatusGroup_NETC = 166 }
```

*Status group numbers.*

- enum {
 

```

kStatus_Success = MAKE_STATUS(kStatusGroup_Generic, 0),
kStatus_Fail = MAKE_STATUS(kStatusGroup_Generic, 1),
kStatus_ReadOnly = MAKE_STATUS(kStatusGroup_Generic, 2),
kStatus_OutOfRange = MAKE_STATUS(kStatusGroup_Generic, 3),
kStatus_InvalidArgument = MAKE_STATUS(kStatusGroup_Generic, 4),
kStatus_Timeout = MAKE_STATUS(kStatusGroup_Generic, 5),
kStatus_NoTransferInProgress,
kStatus_Busy = MAKE_STATUS(kStatusGroup_Generic, 7),
kStatus_NoData }
```

*Generic status return codes.*

## Functions

- void \* [SDK\\_Malloc](#) (size\_t size, size\_t alignbytes)  
*Allocate memory with given alignment and aligned size.*
- void [SDK\\_Free](#) (void \*ptr)  
*Free memory.*
- void [SDK\\_DelayAtLeastUs](#) (uint32\_t delayTime\_us, uint32\_t coreClock\_Hz)  
*Delay at least for some time.*

## Driver version

- #define [FSL\\_COMMON\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 4, 0))  
*common driver version.*

## Min/max macros

- #define [MIN](#)(a, b) (((a) < (b)) ? (a) : (b))
- #define [MAX](#)(a, b) (((a) > (b)) ? (a) : (b))

## UINT16\_MAX/UINT32\_MAX value

- #define [UINT16\\_MAX](#) ((uint16\_t)-1)
- #define [UINT32\\_MAX](#) ((uint32\_t)-1)

## Suppress fallthrough warning macro

- #define [SUPPRESS\\_FALL\\_THROUGH\\_WARNING](#)()

## 11.2 Macro Definition Documentation

11.2.1 **#define FSL\_DRIVER\_TRANSFER\_DOUBLE\_WEAK\_IRQ 1**

11.2.2 **#define MAKE\_STATUS( *group*, *code* ) (((group)\*100L) + (code))**

11.2.3 **#define MAKE\_VERSION( *major*, *minor*, *bugfix* ) (((major)\*65536L) + ((minor)\*256L) + (bugfix))**

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

Unused		Major Version		Minor Version		Bug Fix	
31	25	24	17	16	9	8	0



11.2.4 **#define FSL\_COMMON\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 0))**

11.2.5 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE 0U**

11.2.6 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART 1U**

11.2.7 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART 2U**

11.2.8 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI 3U**

11.2.9 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC 4U**

11.2.10 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM 5U**

11.2.11 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART 6U**

11.2.12 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART 7U**

11.2.13 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART 8U**

11.2.14 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO 9U**

11.2.15 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_QSCI 10U**

11.2.16 **#define ARRAY\_SIZE( x ) (sizeof(x) / sizeof((x)[0]))**

## 11.3 Typedef Documentation

11.3.1 **typedef int32\_t status\_t**

## 11.4 Enumeration Type Documentation

11.4.1 **enum \_status\_groups**

Enumerator

*kStatusGroup\_Generic* Group number for generic status codes.

*kStatusGroup\_FLASH* Group number for FLASH status codes.

*kStatusGroup\_LPSPI* Group number for LPSPI status codes.

*kStatusGroup\_FLEXIO\_SPI* Group number for FLEXIO SPI status codes.

*kStatusGroup\_DSPI* Group number for DSPI status codes.

*kStatusGroup\_FLEXIO\_UART* Group number for FLEXIO UART status codes.

*kStatusGroup\_FLEXIO\_I2C* Group number for FLEXIO I2C status codes.

*kStatusGroup\_LPI2C* Group number for LPI2C status codes.

*kStatusGroup\_UART* Group number for UART status codes.

*kStatusGroup\_I2C* Group number for I2C status codes.

*kStatusGroup\_LPSCI* Group number for LPSCI status codes.

*kStatusGroup\_LPUART* Group number for LPUART status codes.

*kStatusGroup\_SPI* Group number for SPI status code.

*kStatusGroup\_XRDC* Group number for XRDC status code.

*kStatusGroup\_SEMA42* Group number for SEMA42 status code.

*kStatusGroup\_SDHC* Group number for SDHC status code.

*kStatusGroup\_SDMMC* Group number for SDMMC status code.

*kStatusGroup\_SAI* Group number for SAI status code.

*kStatusGroup\_MCG* Group number for MCG status codes.

*kStatusGroup\_SCG* Group number for SCG status codes.

*kStatusGroup\_SDSPI* Group number for SDSPI status codes.

*kStatusGroup\_FLEXIO\_I2S* Group number for FLEXIO I2S status codes.

*kStatusGroup\_FLEXIO\_MCULCD* Group number for FLEXIO LCD status codes.

*kStatusGroup\_FLASHIAP* Group number for FLASHIAP status codes.

*kStatusGroup\_FLEXCOMM\_I2C* Group number for FLEXCOMM I2C status codes.

*kStatusGroup\_I2S* Group number for I2S status codes.

*kStatusGroup\_IUART* Group number for IUART status codes.

*kStatusGroup\_CSI* Group number for CSI status codes.

*kStatusGroup\_MIPIDSI* Group number for MIPI DSI status codes.

*kStatusGroup\_SDRAMC* Group number for SDRAMC status codes.

*kStatusGroup\_POWER* Group number for POWER status codes.

*kStatusGroup\_ENET* Group number for ENET status codes.

*kStatusGroup\_PHY* Group number for PHY status codes.

*kStatusGroup\_TRGMUX* Group number for TRGMUX status codes.

*kStatusGroup\_SMARTCARD* Group number for SMARTCARD status codes.

*kStatusGroup\_LMEM* Group number for LMEM status codes.

*kStatusGroup\_QSPI* Group number for QSPI status codes.

*kStatusGroup\_DMA* Group number for DMA status codes.

*kStatusGroup\_EDMA* Group number for EDMA status codes.

*kStatusGroup\_DMAMGR* Group number for DMAMGR status codes.

*kStatusGroup\_FLEXCAN* Group number for FlexCAN status codes.

*kStatusGroup\_LTC* Group number for LTC status codes.

*kStatusGroup\_FLEXIO\_CAMERA* Group number for FLEXIO CAMERA status codes.

*kStatusGroup\_LPC\_SPI* Group number for LPC\_SPI status codes.

*kStatusGroup\_LPC\_USART* Group number for LPC\_USART status codes.

*kStatusGroup\_DMIC* Group number for DMIC status codes.

*kStatusGroup\_SDIF* Group number for SDIF status codes.

*kStatusGroup\_SPIFI* Group number for SPIFI status codes.

*kStatusGroup\_OTP* Group number for OTP status codes.

*kStatusGroup\_MCAN* Group number for MCAN status codes.

*kStatusGroup\_CAAM* Group number for CAAM status codes.  
*kStatusGroup\_ECSPi* Group number for ECSPi status codes.  
*kStatusGroup\_USDHC* Group number for USDHC status codes.  
*kStatusGroup\_LPC\_I2C* Group number for LPC\_I2C status codes.  
*kStatusGroup\_DCP* Group number for DCP status codes.  
*kStatusGroup\_MSCAN* Group number for MSCAN status codes.  
*kStatusGroup\_ESAI* Group number for ESAI status codes.  
*kStatusGroup\_FLEXSPi* Group number for FLEXSPi status codes.  
*kStatusGroup\_MMDC* Group number for MMDC status codes.  
*kStatusGroup\_PDM* Group number for MIC status codes.  
*kStatusGroup\_SDMA* Group number for SDMA status codes.  
*kStatusGroup\_ICS* Group number for ICS status codes.  
*kStatusGroup\_SPDIF* Group number for SPDIF status codes.  
*kStatusGroup\_LPC\_MINISPI* Group number for LPC\_MINISPI status codes.  
*kStatusGroup\_HASHCRYPT* Group number for Hashcrypt status codes.  
*kStatusGroup\_LPC\_SPI\_SSP* Group number for LPC\_SPI\_SSP status codes.  
*kStatusGroup\_I3C* Group number for I3C status codes.  
*kStatusGroup\_LPC\_I2C\_1* Group number for LPC\_I2C\_1 status codes.  
*kStatusGroup\_NOTIFIER* Group number for NOTIFIER status codes.  
*kStatusGroup\_DebugConsole* Group number for debug console status codes.  
*kStatusGroup\_SEMC* Group number for SEMC status codes.  
*kStatusGroup\_ApplicationRangeStart* Starting number for application groups.  
*kStatusGroup\_IAP* Group number for IAP status codes.  
*kStatusGroup\_SFA* Group number for SFA status codes.  
*kStatusGroup\_SPC* Group number for SPC status codes.  
*kStatusGroup\_PUF* Group number for PUF status codes.  
*kStatusGroup\_TOUCH\_PANEL* Group number for touch panel status codes.  
*kStatusGroup\_VBAT* Group number for VBAT status codes.  
*kStatusGroup\_HAL\_GPIO* Group number for HAL GPIO status codes.  
*kStatusGroup\_HAL\_UART* Group number for HAL UART status codes.  
*kStatusGroup\_HAL\_TIMER* Group number for HAL TIMER status codes.  
*kStatusGroup\_HAL\_SPI* Group number for HAL SPI status codes.  
*kStatusGroup\_HAL\_I2C* Group number for HAL I2C status codes.  
*kStatusGroup\_HAL\_FLASH* Group number for HAL FLASH status codes.  
*kStatusGroup\_HAL\_PWM* Group number for HAL PWM status codes.  
*kStatusGroup\_HAL\_RNG* Group number for HAL RNG status codes.  
*kStatusGroup\_HAL\_I2S* Group number for HAL I2S status codes.  
*kStatusGroup\_HAL\_ADC\_SENSOR* Group number for HAL ADC SENSOR status codes.  
*kStatusGroup\_TIMERMANAGER* Group number for TiMER MANAGER status codes.  
*kStatusGroup\_SERIALMANAGER* Group number for SERIAL MANAGER status codes.  
*kStatusGroup\_LED* Group number for LED status codes.  
*kStatusGroup\_BUTTON* Group number for BUTTON status codes.  
*kStatusGroup\_EXTERN\_EEPROM* Group number for EXTERN EEPROM status codes.  
*kStatusGroup\_SHELL* Group number for SHELL status codes.  
*kStatusGroup\_MEM\_MANAGER* Group number for MEM MANAGER status codes.

*kStatusGroup\_LIST* Group number for List status codes.  
*kStatusGroup\_OSA* Group number for OSA status codes.  
*kStatusGroup\_COMMON\_TASK* Group number for Common task status codes.  
*kStatusGroup\_MSG* Group number for messaging status codes.  
*kStatusGroup\_SDK\_OCOTP* Group number for OCOTP status codes.  
*kStatusGroup\_SDK\_FLEXSPINOR* Group number for FLEXSPINOR status codes.  
*kStatusGroup\_CODEEC* Group number for codec status codes.  
*kStatusGroup\_ASRC* Group number for codec status ASRC.  
*kStatusGroup\_OTFAD* Group number for codec status codes.  
*kStatusGroup\_SDIOISLV* Group number for SDIOISLV status codes.  
*kStatusGroup\_MECC* Group number for MECC status codes.  
*kStatusGroup\_ENET\_QOS* Group number for ENET\_QOS status codes.  
*kStatusGroup\_LOG* Group number for LOG status codes.  
*kStatusGroup\_I3CBUS* Group number for I3CBUS status codes.  
*kStatusGroup\_QSCI* Group number for QSCI status codes.  
*kStatusGroup\_SNT* Group number for SNT status codes.  
*kStatusGroup\_QUEUEDSPI* Group number for QSPI status codes.  
*kStatusGroup\_POWER\_MANAGER* Group number for POWER\_MANAGER status codes.  
*kStatusGroup\_IPED* Group number for IPED status codes.  
*kStatusGroup\_ELS\_PKC* Group number for ELS PKC status codes.  
*kStatusGroup\_CSS\_PKC* Group number for CSS PKC status codes.  
*kStatusGroup\_HOSTIF* Group number for HOSTIF status codes.  
*kStatusGroup\_CLIF* Group number for CLIF status codes.  
*kStatusGroup\_BMA* Group number for BMA status codes.  
*kStatusGroup\_NETC* Group number for NETC status codes.

### 11.4.2 anonymous enum

Enumerator

*kStatus\_Success* Generic status for Success.  
*kStatus\_Fail* Generic status for Fail.  
*kStatus\_ReadOnly* Generic status for read only failure.  
*kStatus\_OutOfRange* Generic status for out of range access.  
*kStatus\_InvalidArgument* Generic status for invalid argument check.  
*kStatus\_Timeout* Generic status for timeout.  
*kStatus\_NoTransferInProgress* Generic status for no transfer in progress.  
*kStatus\_Busy* Generic status for module is busy.  
*kStatus\_NoData* Generic status for no data is found for the operation.

## 11.5 Function Documentation

### 11.5.1 void\* SDK\_Malloc ( size\_t size, size\_t alignbytes )

This is provided to support the dynamically allocated memory used in cache-able region.

## Parameters

<i>size</i>	The length required to malloc.
<i>alignbytes</i>	The alignment size.

## Return values

<i>The</i>	allocated memory.
------------	-------------------

**11.5.2 void SDK\_Free ( void \* *ptr* )**

## Parameters

<i>ptr</i>	The memory to be release.
------------	---------------------------

**11.5.3 void SDK\_DelayAtLeastUs ( uint32\_t *delayTime\_us*, uint32\_t *coreClock\_Hz* )**

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

## Parameters

<i>delayTime_us</i>	Delay time in unit of microsecond.
<i>coreClock_Hz</i>	Core clock frequency with Hz.

## Chapter 12

# CTIMER: Standard counter/timers

### 12.1 Overview

The MCUXpresso SDK provides a driver for the cTimer module of MCUXpresso SDK devices.

### 12.2 Function groups

The cTimer driver supports the generation of PWM signals, input capture, and setting up the timer match conditions.

#### 12.2.1 Initialization and deinitialization

The function `CTIMER_Init()` initializes the cTimer with specified configurations. The function `CTIMER_GetDefaultConfig()` gets the default configurations. The initialization function configures the counter/timer mode and input selection when running in counter mode.

The function `CTIMER_Deinit()` stops the timer and turns off the module clock.

#### 12.2.2 PWM Operations

The function `CTIMER_SetupPwm()` sets up channels for PWM output. Each channel has its own duty cycle, however the same PWM period is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 0 and 100 (0=inactive signal(0% duty cycle) and 100=always active signal (100% duty cycle)).

The function `CTIMER_UpdatePwmDutycycle()` updates the PWM signal duty cycle of a particular channel.

#### 12.2.3 Match Operation

The function `CTIMER_SetupMatch()` sets up channels for match operation. Each channel is configured with a match value: if the counter should stop on match, if counter should reset on match, and output pin action. The output signal can be cleared, set, or toggled on match.

#### 12.2.4 Input capture operations

The function `CTIMER_SetupCapture()` sets up an channel for input capture. The user can specify the capture edge and if a interrupt should be generated when processing the input signal.

## 12.3 Typical use case

### 12.3.1 Match example

Set up a match channel to toggle output when a match occurs. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ctimer

### 12.3.2 PWM output example

Set up a channel for PWM output. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ctimer

## Files

- file [fsl\\_ctimer.h](#)

## Data Structures

- struct [ctimer\\_match\\_config\\_t](#)  
*Match configuration. [More...](#)*
- struct [ctimer\\_config\\_t](#)  
*Timer configuration structure. [More...](#)*

## Enumerations

- enum [ctimer\\_capture\\_channel\\_t](#) {  
  [kCTIMER\\_Capture\\_0](#) = 0U,  
  [kCTIMER\\_Capture\\_1](#),  
  [kCTIMER\\_Capture\\_2](#),  
  [kCTIMER\\_Capture\\_3](#) }  
*List of Timer capture channels.*
- enum [ctimer\\_capture\\_edge\\_t](#) {  
  [kCTIMER\\_Capture\\_RiseEdge](#) = 1U,  
  [kCTIMER\\_Capture\\_FallEdge](#) = 2U,  
  [kCTIMER\\_Capture\\_BothEdge](#) = 3U }  
*List of capture edge options.*
- enum [ctimer\\_match\\_t](#) {  
  [kCTIMER\\_Match\\_0](#) = 0U,  
  [kCTIMER\\_Match\\_1](#),  
  [kCTIMER\\_Match\\_2](#),  
  [kCTIMER\\_Match\\_3](#) }  
*List of Timer match registers.*
- enum [ctimer\\_external\\_match\\_t](#) {  
  [kCTIMER\\_External\\_Match\\_0](#) = (1UL << 0),  
  [kCTIMER\\_External\\_Match\\_1](#) = (1UL << 1),  
  [kCTIMER\\_External\\_Match\\_2](#) = (1UL << 2),  
  [kCTIMER\\_External\\_Match\\_3](#) = (1UL << 3) }

*List of external match.*

- enum `ctimer_match_output_control_t` {  
`kCTIMER_Output_NoAction` = 0U,  
`kCTIMER_Output_Clear`,  
`kCTIMER_Output_Set`,  
`kCTIMER_Output_Toggle` }

*List of output control options.*

- enum `ctimer_timer_mode_t`

*List of Timer modes.*

- enum `ctimer_interrupt_enable_t` {  
`kCTIMER_Match0InterruptEnable` = `CTIMER_MCR_MR0I_MASK`,  
`kCTIMER_Match1InterruptEnable` = `CTIMER_MCR_MR1I_MASK`,  
`kCTIMER_Match2InterruptEnable` = `CTIMER_MCR_MR2I_MASK`,  
`kCTIMER_Match3InterruptEnable` = `CTIMER_MCR_MR3I_MASK`,  
`kCTIMER_Capture0InterruptEnable` = `CTIMER_CCR_CAP0I_MASK`,  
`kCTIMER_Capture1InterruptEnable` = `CTIMER_CCR_CAP1I_MASK`,  
`kCTIMER_Capture2InterruptEnable` = `CTIMER_CCR_CAP2I_MASK`,  
`kCTIMER_Capture3InterruptEnable` = `CTIMER_CCR_CAP3I_MASK` }

*List of Timer interrupts.*

- enum `ctimer_status_flags_t` {  
`kCTIMER_Match0Flag` = `CTIMER_IR_MR0INT_MASK`,  
`kCTIMER_Match1Flag` = `CTIMER_IR_MR1INT_MASK`,  
`kCTIMER_Match2Flag` = `CTIMER_IR_MR2INT_MASK`,  
`kCTIMER_Match3Flag` = `CTIMER_IR_MR3INT_MASK`,  
`kCTIMER_Capture0Flag` = `CTIMER_IR_CR0INT_MASK`,  
`kCTIMER_Capture1Flag` = `CTIMER_IR_CR1INT_MASK`,  
`kCTIMER_Capture2Flag` = `CTIMER_IR_CR2INT_MASK`,  
`kCTIMER_Capture3Flag` = `CTIMER_IR_CR3INT_MASK` }

*List of Timer flags.*

- enum `ctimer_callback_type_t` {  
`kCTIMER_SingleCallback`,  
`kCTIMER_MultipleCallback` }

*Callback type when registering for a callback.*

## Functions

- void `CTIMER_SetupMatch` (`CTIMER_Type` \*base, `ctimer_match_t` matchChannel, const `ctimer_match_config_t` \*config)  
*Setup the match register.*
- uint32\_t `CTIMER_GetOutputMatchStatus` (`CTIMER_Type` \*base, uint32\_t matchChannel)  
*Get the status of output match.*
- void `CTIMER_SetupCapture` (`CTIMER_Type` \*base, `ctimer_capture_channel_t` capture, `ctimer_capture_edge_t` edge, bool enableInt)  
*Setup the capture.*
- static uint32\_t `CTIMER_GetTimerCountValue` (`CTIMER_Type` \*base)  
*Get the timer count value from TC register.*
- void `CTIMER_RegisterCallBack` (`CTIMER_Type` \*base, `ctimer_callback_t` \*cb\_func, `ctimer_callback_type_t` cb\_type)



- *Register callback.*  
static void **CTIMER\_Reset** (CTIMER\_Type \*base)
- *Reset the counter.*  
static void **CTIMER\_SetPrescale** (CTIMER\_Type \*base, uint32\_t prescale)
- *Setup the timer prescale value.*  
static uint32\_t **CTIMER\_GetCaptureValue** (CTIMER\_Type \*base, **ctimer\_capture\_channel\_t** capture)
- *Get capture channel value.*  
static void **CTIMER\_EnableResetMatchChannel** (CTIMER\_Type \*base, **ctimer\_match\_t** match, bool enable)
- *Enable reset match channel.*  
static void **CTIMER\_EnableStopMatchChannel** (CTIMER\_Type \*base, **ctimer\_match\_t** match, bool enable)
- *Enable stop match channel.*  
static void **CTIMER\_EnableMatchChannelReload** (CTIMER\_Type \*base, **ctimer\_match\_t** match, bool enable)
- *Enable reload channel falling edge.*  
static void **CTIMER\_EnableRisingEdgeCapture** (CTIMER\_Type \*base, **ctimer\_capture\_channel\_t** capture, bool enable)
- *Enable capture channel rising edge.*  
static void **CTIMER\_EnableFallingEdgeCapture** (CTIMER\_Type \*base, **ctimer\_capture\_channel\_t** capture, bool enable)
- *Enable capture channel falling edge.*  
static void **CTIMER\_SetShadowValue** (CTIMER\_Type \*base, **ctimer\_match\_t** match, uint32\_t matchvalue)
- *Set the specified match shadow channel.*

## Driver version

- #define **FSL\_CTIMER\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 3, 1))  
Version 2.3.1.

## Initialization and deinitialization

- void **CTIMER\_Init** (CTIMER\_Type \*base, const **ctimer\_config\_t** \*config)  
*Un-gates the clock and configures the peripheral for basic operation.*
- void **CTIMER\_Deinit** (CTIMER\_Type \*base)  
*Gates the timer clock.*
- void **CTIMER\_GetDefaultConfig** (**ctimer\_config\_t** \*config)  
*Fills in the timers configuration structure with the default settings.*

## PWM setup operations

- **status\_t** **CTIMER\_SetupPwmPeriod** (CTIMER\_Type \*base, const **ctimer\_match\_t** pwmPeriodChannel, **ctimer\_match\_t** matchChannel, uint32\_t pwmPeriod, uint32\_t pulsePeriod, bool enableInt)  
*Configures the PWM signal parameters.*
- **status\_t** **CTIMER\_SetupPwm** (CTIMER\_Type \*base, const **ctimer\_match\_t** pwmPeriodChannel, **ctimer\_match\_t** matchChannel, uint8\_t dutyCyclePercent, uint32\_t pwmFreq\_Hz, uint32\_t srcClock\_Hz, bool enableInt)

- *Configures the PWM signal parameters.*
- static void [CTIMER\\_UpdatePwmPulsePeriod](#) (CTIMER\_Type \*base, [ctimer\\_match\\_t](#) matchChannel, uint32\_t pulsePeriod)  
*Updates the pulse period of an active PWM signal.*
- void [CTIMER\\_UpdatePwmDutycycle](#) (CTIMER\_Type \*base, const [ctimer\\_match\\_t](#) pwmPeriodChannel, [ctimer\\_match\\_t](#) matchChannel, uint8\_t dutyCyclePercent)  
*Updates the duty cycle of an active PWM signal.*

## Interrupt Interface

- static void [CTIMER\\_EnableInterrupts](#) (CTIMER\_Type \*base, uint32\_t mask)  
*Enables the selected Timer interrupts.*
- static void [CTIMER\\_DisableInterrupts](#) (CTIMER\_Type \*base, uint32\_t mask)  
*Disables the selected Timer interrupts.*
- static uint32\_t [CTIMER\\_GetEnabledInterrupts](#) (CTIMER\_Type \*base)  
*Gets the enabled Timer interrupts.*

## Status Interface

- static uint32\_t [CTIMER\\_GetStatusFlags](#) (CTIMER\_Type \*base)  
*Gets the Timer status flags.*
- static void [CTIMER\\_ClearStatusFlags](#) (CTIMER\_Type \*base, uint32\_t mask)  
*Clears the Timer status flags.*

## Counter Start and Stop

- static void [CTIMER\\_StartTimer](#) (CTIMER\_Type \*base)  
*Starts the Timer counter.*
- static void [CTIMER\\_StopTimer](#) (CTIMER\_Type \*base)  
*Stops the Timer counter.*

## 12.4 Data Structure Documentation

### 12.4.1 struct ctimer\_match\_config\_t

This structure holds the configuration settings for each match register.

#### Data Fields

- uint32\_t [matchValue](#)  
*This is stored in the match register.*
- bool [enableCounterReset](#)  
*true: Match will reset the counter false: Match will not reset the counter*
- bool [enableCounterStop](#)  
*true: Match will stop the counter false: Match will not stop the counter*
- [ctimer\\_match\\_output\\_control\\_t](#) [outControl](#)  
*Action to be taken on a match on the EM bit/output.*
- bool [outPinInitState](#)

- *Initial value of the EM bit/output.*  
• bool `enableInterrupt`  
*true: Generate interrupt upon match false: Do not generate interrupt on match*

### 12.4.2 struct `ctimer_config_t`

This structure holds the configuration settings for the Timer peripheral. To initialize this structure to reasonable defaults, call the `CTIMER_GetDefaultConfig()` function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

#### Data Fields

- `ctimer_timer_mode_t` `mode`  
*Timer mode.*
- `ctimer_capture_channel_t` `input`  
*Input channel to increment the timer; used only in timer modes that rely on this input signal to increment TC.*
- `uint32_t` `prescale`  
*Prescale value.*

## 12.5 Enumeration Type Documentation

### 12.5.1 enum `ctimer_capture_channel_t`

Enumerator

**`kCTIMER_Capture_0`** Timer capture channel 0.  
**`kCTIMER_Capture_1`** Timer capture channel 1.  
**`kCTIMER_Capture_2`** Timer capture channel 2.  
**`kCTIMER_Capture_3`** Timer capture channel 3.

### 12.5.2 enum `ctimer_capture_edge_t`

Enumerator

**`kCTIMER_Capture_RiseEdge`** Capture on rising edge.  
**`kCTIMER_Capture_FallEdge`** Capture on falling edge.  
**`kCTIMER_Capture_BothEdge`** Capture on rising and falling edge.

### 12.5.3 enum ctimer\_match\_t

Enumerator

***kCTIMER\_Match\_0*** Timer match register 0.  
***kCTIMER\_Match\_1*** Timer match register 1.  
***kCTIMER\_Match\_2*** Timer match register 2.  
***kCTIMER\_Match\_3*** Timer match register 3.

### 12.5.4 enum ctimer\_external\_match\_t

Enumerator

***kCTIMER\_External\_Match\_0*** External match 0.  
***kCTIMER\_External\_Match\_1*** External match 1.  
***kCTIMER\_External\_Match\_2*** External match 2.  
***kCTIMER\_External\_Match\_3*** External match 3.

### 12.5.5 enum ctimer\_match\_output\_control\_t

Enumerator

***kCTIMER\_Output\_NoAction*** No action is taken.  
***kCTIMER\_Output\_Clear*** Clear the EM bit/output to 0.  
***kCTIMER\_Output\_Set*** Set the EM bit/output to 1.  
***kCTIMER\_Output\_Toggle*** Toggle the EM bit/output.

### 12.5.6 enum ctimer\_interrupt\_enable\_t

Enumerator

***kCTIMER\_Match0InterruptEnable*** Match 0 interrupt.  
***kCTIMER\_Match1InterruptEnable*** Match 1 interrupt.  
***kCTIMER\_Match2InterruptEnable*** Match 2 interrupt.  
***kCTIMER\_Match3InterruptEnable*** Match 3 interrupt.  
***kCTIMER\_Capture0InterruptEnable*** Capture 0 interrupt.  
***kCTIMER\_Capture1InterruptEnable*** Capture 1 interrupt.  
***kCTIMER\_Capture2InterruptEnable*** Capture 2 interrupt.  
***kCTIMER\_Capture3InterruptEnable*** Capture 3 interrupt.

### 12.5.7 enum ctimer\_status\_flags\_t

Enumerator

***kCTIMER\_Match0Flag*** Match 0 interrupt flag.  
***kCTIMER\_Match1Flag*** Match 1 interrupt flag.  
***kCTIMER\_Match2Flag*** Match 2 interrupt flag.  
***kCTIMER\_Match3Flag*** Match 3 interrupt flag.  
***kCTIMER\_Capture0Flag*** Capture 0 interrupt flag.  
***kCTIMER\_Capture1Flag*** Capture 1 interrupt flag.  
***kCTIMER\_Capture2Flag*** Capture 2 interrupt flag.  
***kCTIMER\_Capture3Flag*** Capture 3 interrupt flag.

### 12.5.8 enum ctimer\_callback\_type\_t

When registering a callback an array of function pointers is passed the size could be 1 or 8, the callback type will tell that.

Enumerator

***kCTIMER\_SingleCallback*** Single Callback type where there is only one callback for the timer.  
 based on the status flags different channels needs to be handled differently  
***kCTIMER\_MultipleCallback*** Multiple Callback type where there can be 8 valid callbacks, one per  
 channel. for both match/capture

## 12.6 Function Documentation

### 12.6.1 void CTIMER\_Init ( CTIMER\_Type \* *base*, const ctimer\_config\_t \* *config* )

Note

This API should be called at the beginning of the application before using the driver.

Parameters

<i>base</i>	Ctimer peripheral base address
<i>config</i>	Pointer to the user configuration structure.

### 12.6.2 void CTIMER\_Deinit ( CTIMER\_Type \* *base* )

## Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

### 12.6.3 void CTIMER\_GetDefaultConfig ( ctimer\_config\_t \* *config* )

The default values are:

```
* config->mode = kCTIMER_TimerMode;
* config->input = kCTIMER_Capture_0;
* config->prescale = 0;
*
```

## Parameters

<i>config</i>	Pointer to the user configuration structure.
---------------	----------------------------------------------

### 12.6.4 status\_t CTIMER\_SetupPwmPeriod ( CTIMER\_Type \* *base*, const ctimer\_match\_t *pwmPeriodChannel*, ctimer\_match\_t *matchChannel*, uint32\_t *pwmPeriod*, uint32\_t *pulsePeriod*, bool *enableInt* )

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function can manually assign the specified channel to set the PWM cycle.

## Note

When setting PWM output from multiple output pins, all should use the same PWM period

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>pwmPeriod-Channel</i>	Specify the channel to control the PWM period
<i>matchChannel</i>	Match pin to be used to output the PWM signal

<i>pwmPeriod</i>	PWM period match value
<i>pulsePeriod</i>	Pulse width match value
<i>enableInt</i>	Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt will be generated.

### 12.6.5 **status\_t CTIMER\_SetupPwm ( CTIMER\_Type \* *base*, const ctimer\_match\_t *pwmPeriodChannel*, ctimer\_match\_t *matchChannel*, uint8\_t *dutyCyclePercent*, uint32\_t *pwmFreq\_Hz*, uint32\_t *srcClock\_Hz*, bool *enableInt* )**

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function can manually assign the specified channel to set the PWM cycle.

#### Note

When setting PWM output from multiple output pins, all should use the same PWM frequency. Please use CTIMER\_SetupPwmPeriod to set up the PWM with high resolution.

#### Parameters

<i>base</i>	Ctimer peripheral base address
<i>pwmPeriod-Channel</i>	Specify the channel to control the PWM period
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>dutyCycle-Percent</i>	PWM pulse width; the value should be between 0 to 100
<i>pwmFreq_Hz</i>	PWM signal frequency in Hz
<i>srcClock_Hz</i>	Timer counter clock in Hz
<i>enableInt</i>	Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt will be generated.

### 12.6.6 **static void CTIMER\_UpdatePwmPulsePeriod ( CTIMER\_Type \* *base*, ctimer\_match\_t *matchChannel*, uint32\_t *pulsePeriod* ) [inline], [static]**

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>pulsePeriod</i>	New PWM pulse width match value

### 12.6.7 void CTIMER\_UpdatePwmDutycycle ( CTIMER\_Type \* *base*, const ctimer\_match\_t *pwmPeriodChannel*, ctimer\_match\_t *matchChannel*, uint8\_t *dutyCyclePercent* )

## Note

Please use CTIMER\_SetupPwmPeriod to update the PWM with high resolution. This function can manually assign the specified channel to set the PWM cycle.

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>pwmPeriod-Channel</i>	Specify the channel to control the PWM period
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>dutyCycle-Percent</i>	New PWM pulse width; the value should be between 0 to 100

### 12.6.8 void CTIMER\_SetupMatch ( CTIMER\_Type \* *base*, ctimer\_match\_t *matchChannel*, const ctimer\_match\_config\_t \* *config* )

User configuration is used to setup the match value and action to be taken when a match occurs.

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match register to configure
<i>config</i>	Pointer to the match configuration structure



### 12.6.9 uint32\_t CTIMER\_GetOutputMatchStatus ( CTIMER\_Type \* *base*, uint32\_t *matchChannel* )

This function gets the status of output MAT, whether or not this output is connected to a pin. This status is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH.

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	External match channel, user can obtain the status of multiple match channels at the same time by using the logic of " " enumeration <a href="#">ctimer_external_match_t</a>

## Returns

The mask of external match channel status flags. Users need to use the `_ctimer_external_match` type to decode the return variables.

**12.6.10 void CTIMER\_SetupCapture ( CTIMER\_Type \* *base*, ctimer\_capture\_channel\_t *capture*, ctimer\_capture\_edge\_t *edge*, bool *enableInt* )**

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>capture</i>	Capture channel to configure
<i>edge</i>	Edge on the channel that will trigger a capture
<i>enableInt</i>	Flag to enable channel interrupts, if enabled then the registered call back is called upon capture

**12.6.11 static uint32\_t CTIMER\_GetTimerCountValue ( CTIMER\_Type \* *base* )  
[inline], [static]**

## Parameters

<i>base</i>	Ctimer peripheral base address.
-------------	---------------------------------

## Returns

return the timer count value.

**12.6.12 void CTIMER\_RegisterCallBack ( CTIMER\_Type \* *base*, ctimer\_callback\_t \* *cb\_func*, ctimer\_callback\_type\_t *cb\_type* )**

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>cb_func</i>	callback function
<i>cb_type</i>	callback function type, singular or multiple

### 12.6.13 static void CTIMER\_EnableInterrupts ( CTIMER\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">ctimer_interrupt_enable_t</a>

### 12.6.14 static void CTIMER\_DisableInterrupts ( CTIMER\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">ctimer_interrupt_enable_t</a>

### 12.6.15 static uint32\_t CTIMER\_GetEnabledInterrupts ( CTIMER\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [ctimer\\_interrupt\\_enable\\_t](#)

**12.6.16** `static uint32_t CTIMER_GetStatusFlags ( CTIMER_Type * base )`  
`[inline], [static]`

## Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

## Returns

The status flags. This is the logical OR of members of the enumeration [ctimer\\_status\\_flags\\_t](#)

**12.6.17 static void CTIMER\_ClearStatusFlags ( CTIMER\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">ctimer_status_flags_t</a>

**12.6.18 static void CTIMER\_StartTimer ( CTIMER\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

**12.6.19 static void CTIMER\_StopTimer ( CTIMER\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

**12.6.20 static void CTIMER\_Reset ( CTIMER\_Type \* *base* ) [inline], [static]**

The timer counter and prescale counter are reset on the next positive edge of the APB clock.

## Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

**12.6.21 static void CTIMER\_SetPrescale ( CTIMER\_Type \* *base*, uint32\_t *prescale* ) [inline], [static]**

Specifies the maximum value for the Prescale Counter.

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>prescale</i>	Prescale value

**12.6.22 static uint32\_t CTIMER\_GetCaptureValue ( CTIMER\_Type \* *base*, ctimer\_capture\_channel\_t *capture* ) [inline], [static]**

Get the counter/timer value on the corresponding capture channel.

## Parameters

<i>base</i>	Ctimer peripheral base address
<i>capture</i>	Select capture channel

## Returns

The timer count capture value.

**12.6.23 static void CTIMER\_EnableResetMatchChannel ( CTIMER\_Type \* *base*, ctimer\_match\_t *match*, bool *enable* ) [inline], [static]**

Set the specified match channel reset operation.

## Parameters

---

<i>base</i>	Ctimer peripheral base address
<i>match</i>	match channel used
<i>enable</i>	Enable match channel reset operation.

#### 12.6.24 static void CTIMER\_EnableStopMatchChannel ( CTIMER\_Type \* *base*, ctimer\_match\_t *match*, bool *enable* ) [inline], [static]

Set the specified match channel stop operation.

Parameters

<i>base</i>	Ctimer peripheral base address.
<i>match</i>	match channel used.
<i>enable</i>	Enable match channel stop operation.

#### 12.6.25 static void CTIMER\_EnableMatchChannelReload ( CTIMER\_Type \* *base*, ctimer\_match\_t *match*, bool *enable* ) [inline], [static]

Enable the specified match channel reload match shadow value.

Parameters

<i>base</i>	Ctimer peripheral base address.
<i>match</i>	match channel used.
<i>enable</i>	Enable .

#### 12.6.26 static void CTIMER\_EnableRisingEdgeCapture ( CTIMER\_Type \* *base*, ctimer\_capture\_channel\_t *capture*, bool *enable* ) [inline], [static]

Sets the specified capture channel for rising edge capture.

Parameters

<i>base</i>	Ctimer peripheral base address.
<i>capture</i>	capture channel used.
<i>enable</i>	Enable rising edge capture.

**12.6.27** `static void CTIMER_EnableFallingEdgeCapture ( CTIMER_Type * base,  
ctimer_capture_channel_t capture, bool enable ) [inline], [static]`

Sets the specified capture channel for falling edge capture.



## Parameters

<i>base</i>	Ctimer peripheral base address.
<i>capture</i>	capture channel used.
<i>enable</i>	Enable falling edge capture.

**12.6.28** `static void CTIMER_SetShadowValue ( CTIMER_Type * base,  
ctimer_match_t match, uint32_t matchvalue ) [inline], [static]`

## Parameters

<i>base</i>	Ctimer peripheral base address.
<i>match</i>	match channel used.
<i>matchvalue</i>	Reload the value of the corresponding match register.

## Chapter 13

# FLEXCOMM: FLEXCOMM Driver

### 13.1 Overview

The MCUXpresso SDK provides a generic driver and multiple protocol-specific FLEXCOMM drivers for the FLEXCOMM module of MCUXpresso SDK devices.

#### Modules

- [FLEXCOMM Driver](#)

## 13.2 FLEXCOMM Driver

### 13.2.1 Overview

#### Typedefs

- typedef void(\* [flexcomm\\_irq\\_handler\\_t](#))(void \*base, void \*handle)  
*Typedef for interrupt handler.*

#### Enumerations

- enum [FLEXCOMM\\_PERIPH\\_T](#) {  
[FLEXCOMM\\_PERIPH\\_NONE](#),  
[FLEXCOMM\\_PERIPH\\_USART](#),  
[FLEXCOMM\\_PERIPH\\_SPI](#),  
[FLEXCOMM\\_PERIPH\\_I2C](#),  
[FLEXCOMM\\_PERIPH\\_I2S\\_TX](#),  
[FLEXCOMM\\_PERIPH\\_I2S\\_RX](#) }  
*FLEXCOMM peripheral modes.*

#### Functions

- uint32\_t [FLEXCOMM\\_GetInstance](#) (void \*base)  
*Returns instance number for FLEXCOMM module with given base address.*
- status\_t [FLEXCOMM\\_Init](#) (void \*base, [FLEXCOMM\\_PERIPH\\_T](#) periph)  
*Initializes FLEXCOMM and selects peripheral mode according to the second parameter.*
- void [FLEXCOMM\\_SetIRQHandler](#) (void \*base, [flexcomm\\_irq\\_handler\\_t](#) handler, void \*flexcomm-Handle)  
*Sets IRQ handler for given FLEXCOMM module.*

#### Variables

- IRQn\_Type const [kFlexcommIrqs](#) []  
*Array with IRQ number for each FLEXCOMM module.*

#### Driver version

- #define [FSL\\_FLEXCOMM\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 2))  
*FlexCOMM driver version 2.0.2.*

## 13.2.2 Macro Definition Documentation

13.2.2.1 `#define FSL_FLEXCOMM_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))`

## 13.2.3 Typedef Documentation

13.2.3.1 `typedef void(* flexcomm_irq_handler_t)(void *base, void *handle)`

## 13.2.4 Enumeration Type Documentation

13.2.4.1 `enum FLEXCOMM_PERIPH_T`

Enumerator

***FLEXCOMM\_PERIPH\_NONE*** No peripheral.  
***FLEXCOMM\_PERIPH\_USART*** USART peripheral.  
***FLEXCOMM\_PERIPH\_SPI*** SPI Peripheral.  
***FLEXCOMM\_PERIPH\_I2C*** I2C Peripheral.  
***FLEXCOMM\_PERIPH\_I2S\_TX*** I2S TX Peripheral.  
***FLEXCOMM\_PERIPH\_I2S\_RX*** I2S RX Peripheral.

## 13.2.5 Function Documentation

13.2.5.1 `uint32_t FLEXCOMM_GetInstance ( void * base )`

13.2.5.2 `status_t FLEXCOMM_Init ( void * base, FLEXCOMM_PERIPH_T periph )`

13.2.5.3 `void FLEXCOMM_SetIRQHandler ( void * base, flexcomm_irq_handler_t handler, void * flexcommHandle )`

It is used by drivers register IRQ handler according to FLEXCOMM mode

## 13.2.6 Variable Documentation

13.2.6.1 `IRQn_Type const kFlexcommIrqs[]`

## Chapter 14

# GINT: Group GPIO Input Interrupt Driver

### 14.1 Overview

The MCUXpresso SDK provides a driver for the Group GPIO Input Interrupt (GINT).

It can configure one or more pins to generate a group interrupt when the pin conditions are met. The pins do not have to be configured as GPIO pins.

### 14.2 Group GPIO Input Interrupt Driver operation

[GINT\\_SetCtrl\(\)](#) and [GINT\\_ConfigPins\(\)](#) functions configure the pins.

[GINT\\_EnableCallback\(\)](#) function enables the callback functionality. Callback function is called when the pin conditions are met.

### 14.3 Typical use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gint`

#### Files

- file [fsl\\_gint.h](#)

#### Typedefs

- typedef void(\* [gint\\_cb\\_t](#))(void)  
*GINT Callback function.*

#### Enumerations

- enum [gint\\_comb\\_t](#) {  
    [kGINT\\_CombineOr](#) = 0U,  
    [kGINT\\_CombineAnd](#) = 1U }  
*GINT combine inputs type.*
- enum [gint\\_trig\\_t](#) {  
    [kGINT\\_TrigEdge](#) = 0U,  
    [kGINT\\_TrigLevel](#) = 1U }  
*GINT trigger type.*

#### Functions

- void [GINT\\_Init](#) (GINT\_Type \*base)  
*Initialize GINT peripheral.*
- void [GINT\\_SetCtrl](#) (GINT\_Type \*base, [gint\\_comb\\_t](#) comb, [gint\\_trig\\_t](#) trig, [gint\\_cb\\_t](#) callback)

- *Setup GINT peripheral control parameters.*  
void [GINT\\_GetCtrl](#) (GINT\_Type \*base, [gint\\_comb\\_t](#) \*comb, [gint\\_trig\\_t](#) \*trig, [gint\\_cb\\_t](#) \*callback)
- *Get GINT peripheral control parameters.*  
void [GINT\\_ConfigPins](#) (GINT\_Type \*base, [gint\\_port\\_t](#) port, uint32\_t polarityMask, uint32\_t enableMask)
- *Configure GINT peripheral pins.*  
void [GINT\\_GetConfigPins](#) (GINT\_Type \*base, [gint\\_port\\_t](#) port, uint32\_t \*polarityMask, uint32\_t \*enableMask)
- *Get GINT peripheral pin configuration.*  
void [GINT\\_EnableCallback](#) (GINT\_Type \*base)
- *Enable callback.*  
void [GINT\\_DisableCallback](#) (GINT\_Type \*base)
- *Disable callback.*  
static void [GINT\\_ClrStatus](#) (GINT\_Type \*base)
- *Clear GINT status.*  
static uint32\_t [GINT\\_GetStatus](#) (GINT\_Type \*base)
- *Get GINT status.*  
void [GINT\\_Deinit](#) (GINT\_Type \*base)
- *Deinitialize GINT peripheral.*

### Driver version

- #define [FSL\\_GINT\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 0))  
*Driver version.*

## 14.4 Macro Definition Documentation

### 14.4.1 #define FSL\_GINT\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 0))

## 14.5 Typedef Documentation

### 14.5.1 typedef void(\* gint\_cb\_t)(void)

## 14.6 Enumeration Type Documentation

### 14.6.1 enum gint\_comb\_t

Enumerator

- kGINT\_CombineOr*** A grouped interrupt is generated when any one of the enabled inputs is active.  
***kGINT\_CombineAnd*** A grouped interrupt is generated when all enabled inputs are active.

### 14.6.2 enum gint\_trig\_t

Enumerator

- kGINT\_TrigEdge*** Edge triggered based on polarity.  
***kGINT\_TrigLevel*** Level triggered based on polarity.

## 14.7 Function Documentation

### 14.7.1 void GINT\_Init ( GINT\_Type \* *base* )

This function initializes the GINT peripheral and enables the clock.

## Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

## Return values

<i>None.</i>	
--------------	--

### 14.7.2 void GINT\_SetCtrl ( GINT\_Type \* *base*, gint\_comb\_t *comb*, gint\_trig\_t *trig*, gint\_cb\_t *callback* )

This function sets the control parameters of GINT peripheral.

## Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>comb</i>	Controls if the enabled inputs are logically ORed or ANDed for interrupt generation.
<i>trig</i>	Controls if the enabled inputs are level or edge sensitive based on polarity.
<i>callback</i>	This function is called when configured group interrupt is generated.

## Return values

<i>None.</i>	
--------------	--

### 14.7.3 void GINT\_GetCtrl ( GINT\_Type \* *base*, gint\_comb\_t \* *comb*, gint\_trig\_t \* *trig*, gint\_cb\_t \* *callback* )

This function returns the control parameters of GINT peripheral.

## Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>comb</i>	Pointer to store combine input value.
<i>trig</i>	Pointer to store trigger value.



<i>callback</i>	Pointer to store callback function.
-----------------	-------------------------------------

Return values

<i>None.</i>	
--------------	--

#### 14.7.4 void GINT\_ConfigPins ( GINT\_Type \* *base*, gint\_port\_t *port*, uint32\_t *polarityMask*, uint32\_t *enableMask* )

This function enables and controls the polarity of enabled pin(s) of a given port.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>port</i>	Port number.
<i>polarityMask</i>	Each bit position selects the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.
<i>enableMask</i>	Each bit position selects if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.

Return values

<i>None.</i>	
--------------	--

#### 14.7.5 void GINT\_GetConfigPins ( GINT\_Type \* *base*, gint\_port\_t *port*, uint32\_t \* *polarityMask*, uint32\_t \* *enableMask* )

This function returns the pin configuration of a given port.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>port</i>	Port number.
<i>polarityMask</i>	Pointer to store the polarity mask Each bit position indicates the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.

<i>enableMask</i>	Pointer to store the enable mask. Each bit position indicates if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.
-------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------

Return values

<i>None.</i>	
--------------	--

#### 14.7.6 void GINT\_EnableCallback ( GINT\_Type \* *base* )

This function enables the interrupt for the selected GINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

#### 14.7.7 void GINT\_DisableCallback ( GINT\_Type \* *base* )

This function disables the interrupt for the selected GINT peripheral. Although the pins are still being monitored but the callback function is not called.

Parameters

<i>base</i>	Base address of the peripheral.
-------------	---------------------------------

Return values

<i>None.</i>	
--------------	--

#### 14.7.8 static void GINT\_ClrStatus ( GINT\_Type \* *base* ) [inline], [static]

This function clears the GINT status bit.

## Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

## Return values

<i>None.</i>	
--------------	--

### 14.7.9 static uint32\_t GINT\_GetStatus ( GINT\_Type \* *base* ) [inline], [static]

This function returns the GINT status.

## Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

## Return values

<i>status</i>	= 0 No group interrupt request. = 1 Group interrupt request active.
---------------	---------------------------------------------------------------------

### 14.7.10 void GINT\_Deinit ( GINT\_Type \* *base* )

This function disables the GINT clock.

## Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

## Return values

<i>None.</i>	
--------------	--

## Chapter 15

# Hashcrypt: The Cryptographic Accelerator

### 15.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Hashcrypt peripheral. The Hashcrypt peripheral provides one or more engines to perform specific symmetric crypto algorithms, including hashing and en/decryption. The cryptographic acceleration is normally used in conjunction with pure-hardware blocks for hashing and symmetric cryptography, thereby providing performance and energy efficiency for a range of cryptographic uses.

Blocking synchronous APIs are provided for selected cryptographic algorithms using Hashcrypt hardware. The driver interface intends to be easily integrated with generic software crypto libraries such as mbed-TLS. The Hashcrypt operations are complete (and results are made available for further usage) when a function returns. When called, these functions do not return until an Hashcrypt operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status and also for plaintext or ciphertext data movements. These functions provide typical interface to upper layer or application software. There is one non-blocking function provided for the purpose of background hashing. [HASHCRYPT\\_SHA\\_UpdateNonBlocking\(\)](#) starts hashing of an input message while the CPU can continue executing.

### 15.2 Hashcrypt Driver Initialization and deinitialization

Hashcrypt Driver is initialized by calling the [HASHCRYPT\\_Init\(\)](#) function, it enables clock and disables reset for Hashcrypt peripheral. Hashcrypt Driver is deinitialized by calling the [HASHCRYPT\\_Deinit\(\)](#) function, it disables clock and enables reset.

### 15.3 Comments about API usage in RTOS

Hashcrypt operations provided by this driver are not re-entrant. Thus, application software shall ensure the Hashcrypt module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

### 15.4 Comments about API usage in interrupt handler

APIs can be used from interrupt handler although execution time shall be considered (interrupt latency increases considerably).

### 15.5 Hashcrypt Driver Examples

#### 15.5.1 Simple examples

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/hashcrypt/

### Modules

- [Hashcrypt AES](#)
- [Hashcrypt Background HASH](#)
- [Hashcrypt HASH](#)
- [Hashcrypt\\_driver](#)

## 15.6 Hashcrypt AES

### 15.6.1 Overview

#### Data Structures

- struct [hashcrypt\\_handle\\_t](#)  
*Specify HASHCRYPT's key resource. [More...](#)*

#### Macros

- #define [HASHCRYPT\\_AES\\_BLOCK\\_SIZE](#) 16U  
*AES block size in bytes.*

#### Enumerations

- enum [hashcrypt\\_aes\\_mode\\_t](#) {  
  [kHASHCRYPT\\_AesEcb](#) = 0U,  
  [kHASHCRYPT\\_AesCbc](#) = 1U,  
  [kHASHCRYPT\\_AesCtr](#) = 2U }  
*AES mode.*
- enum [hashcrypt\\_aes\\_keysize\\_t](#) {  
  [kHASHCRYPT\\_Aes128](#) = 0U,  
  [kHASHCRYPT\\_Aes192](#) = 1U,  
  [kHASHCRYPT\\_Aes256](#) = 2U,  
  [kHASHCRYPT\\_InvalidKey](#) = 3U }  
*Size of AES key.*
- enum [hashcrypt\\_key\\_t](#) {  
  [kHASHCRYPT\\_UserKey](#) = 0xc3c3U,  
  [kHASHCRYPT\\_SecretKey](#) = 0x3c3cU }  
*HASHCRYPT key source selection.*

#### Functions

- [status\\_t HASHCRYPT\\_AES\\_SetKey](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*key, size\_t keySize)  
*Set AES key to hashcrypt\_handle\_t struct and optionally to HASHCRYPT.*
- [status\\_t HASHCRYPT\\_AES\\_EncryptEcb](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*plaintext, uint8\_t \*ciphertext, size\_t size)  
*Encrypts AES on one or multiple 128-bit block(s).*
- [status\\_t HASHCRYPT\\_AES\\_DecryptEcb](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*ciphertext, uint8\_t \*plaintext, size\_t size)  
*Decrypts AES on one or multiple 128-bit block(s).*
- [status\\_t HASHCRYPT\\_AES\\_EncryptCbc](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*plaintext, uint8\_t \*ciphertext, size\_t size, const uint8\_t iv[16])

- *Encrypts AES using CBC block mode.*  
 • **status\_t** [HASHCRYPT\\_AES\\_DecryptCbc](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*ciphertext, uint8\_t \*plaintext, size\_t size, const uint8\_t iv[16])
- *Decrypts AES using CBC block mode.*  
 • **status\_t** [HASHCRYPT\\_AES\\_CryptCtr](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*input, uint8\_t \*output, size\_t size, uint8\_t counter[[HASHCRYPT\\_AES\\_BLOCK\\_SIZE](#)], uint8\_t counterlast[[HASHCRYPT\\_AES\\_BLOCK\\_SIZE](#)], size\_t \*szLeft)
- *Encrypts or decrypts AES using CTR block mode.*  
 • **status\_t** [HASHCRYPT\\_AES\\_CryptOfb](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*input, uint8\_t \*output, size\_t size, const uint8\_t iv[[HASHCRYPT\\_AES\\_BLOCK\\_SIZE](#)])
- *Encrypts or decrypts AES using OFB block mode.*  
 • **status\_t** [HASHCRYPT\\_AES\\_EncryptCfb](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*plaintext, uint8\_t \*ciphertext, size\_t size, const uint8\_t iv[16])
- *Encrypts AES using CFB block mode.*  
 • **status\_t** [HASHCRYPT\\_AES\\_DecryptCfb](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*ciphertext, uint8\_t \*plaintext, size\_t size, const uint8\_t iv[16])
- *Decrypts AES using CFB block mode.*

## 15.6.2 Data Structure Documentation

### 15.6.2.1 struct \_hashcrypt\_handle

#### Data Fields

- uint32\_t [keyWord](#) [8]  
 Copy of user key (set by [HASHCRYPT\\_AES\\_SetKey\(\)](#)).
- [hashcrypt\\_key\\_t](#) [keyType](#)  
 For operations with key (such as AES encryption/decryption), specify key type.

#### Field Documentation

(1) uint32\_t hashcrypt\_handle\_t::keyWord[8]

(2) hashcrypt\_key\_t hashcrypt\_handle\_t::keyType

## 15.6.3 Enumeration Type Documentation

### 15.6.3.1 enum hashcrypt\_aes\_mode\_t

#### Enumerator

**kHASHCRYPT\_AesEcb** AES ECB mode.  
**kHASHCRYPT\_AesCbc** AES CBC mode.  
**kHASHCRYPT\_AesCtr** AES CTR mode.

### 15.6.3.2 enum hashcrypt\_aes\_keysize\_t

Enumerator

*kHASHCRYPT\_Aes128* AES 128 bit key.  
*kHASHCRYPT\_Aes192* AES 192 bit key.  
*kHASHCRYPT\_Aes256* AES 256 bit key.  
*kHASHCRYPT\_InvalidKey* AES invalid key.

### 15.6.3.3 enum hashcrypt\_key\_t

Enumerator

*kHASHCRYPT\_UserKey* HASHCRYPT user key.  
*kHASHCRYPT\_SecretKey* HASHCRYPT secret key (dedicated hw bus from PUF)

## 15.6.4 Function Documentation

### 15.6.4.1 status\_t HASHCRYPT\_AES\_SetKey ( HASHCRYPT\_Type \* *base*, hashcrypt\_handle\_t \* *handle*, const uint8\_t \* *key*, size\_t *keySize* )

Sets the AES key for encryption/decryption with the hashcrypt\_handle\_t structure. The hashcrypt\_handle\_t input argument specifies key source.

Parameters

<i>base</i>	HASHCRYPT peripheral base address.
<i>handle</i>	Handle used for the request.
<i>key</i>	0-mod-4 aligned pointer to AES key.
<i>keySize</i>	AES key size in bytes. Shall equal 16, 24 or 32.

Returns

status from set key operation

### 15.6.4.2 status\_t HASHCRYPT\_AES\_EncryptEcb ( HASHCRYPT\_Type \* *base*, hashcrypt\_handle\_t \* *handle*, const uint8\_t \* *plaintext*, uint8\_t \* *ciphertext*, size\_t *size* )

Encrypts AES. The source plaintext and destination ciphertext can overlap in system memory.



## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.

## Returns

Status from encrypt operation

**15.6.4.3** `status_t HASHCRYPT_AES_DecryptEcb ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext,  
size_t size )`

Decrypts AES. The source ciphertext and destination plaintext can overlap in system memory.

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>ciphertext</i>	Input plain text to encrypt
out	<i>plaintext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.

## Returns

Status from decrypt operation

**15.6.4.4** `status_t HASHCRYPT_AES_EncryptCbc ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext,  
size_t size, const uint8_t iv[16] )`

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

## Returns

Status from encrypt operation

**15.6.4.5** `status_t HASHCRYPT_AES_DecryptCbc ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext,  
size_t size, const uint8_t iv[16] )`

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plain text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

## Returns

Status from decrypt operation

**15.6.4.6** `status_t HASHCRYPT_AES_CryptCtr ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * input, uint8_t * output,  
size_t size, uint8_t counter[HASHCRYPT_AES_BLOCK_SIZE], uint8_t  
counterlast[HASHCRYPT_AES_BLOCK_SIZE], size_t * szLeft )`

Encrypts or decrypts AES using CTR block mode. AES CTR mode uses only forward AES cipher and same algorithm for encryption and decryption. The only difference between encryption and decryption is that, for encryption, the input argument is plain text and the output argument is cipher text. For decryption, the input argument is cipher text and the output argument is plain text.

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>input</i>	Input data for CTR block mode
out	<i>output</i>	Output data for CTR block mode
	<i>size</i>	Size of input and output data in bytes
in, out	<i>counter</i>	Input counter (updates on return)
out	<i>counterlast</i>	Output cipher of last counter, for chained CTR calls (statefull encryption). NULL can be passed if chained calls are not used.
out	<i>szLeft</i>	Output number of bytes in left unused in counterlast block. NULL can be passed if chained calls are not used.

## Returns

Status from encrypt operation

**15.6.4.7** `status_t HASHCRYPT_AES_CryptOfb ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * input, uint8_t * output, size_t  
size, const uint8_t iv[HASHCRYPT_AES_BLOCK_SIZE] )`

Encrypts or decrypts AES using OFB block mode. AES OFB mode uses only forward AES cipher and same algorithm for encryption and decryption. The only difference between encryption and decryption is that, for encryption, the input argument is plain text and the output argument is cipher text. For decryption, the input argument is cipher text and the output argument is plain text.

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>input</i>	Input data for OFB block mode
out	<i>output</i>	Output data for OFB block mode
	<i>size</i>	Size of input and output data in bytes
	<i>iv</i>	Input initial vector to combine with the first input block.

## Returns

Status from encrypt operation

**15.6.4.8** `status_t HASHCRYPT_AES_EncryptCfb ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext,  
size_t size, const uint8_t iv[16] )`

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

## Returns

Status from encrypt operation

**15.6.4.9** `status_t HASHCRYPT_AES_DecryptCfb ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext,  
size_t size, const uint8_t iv[16] )`

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plaintext text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

## Returns

Status from encrypt operation

## 15.7 Hashcrypt HASH

### 15.7.1 Overview

#### Data Structures

- struct [hashcrypt\\_hash\\_ctx\\_t](#)  
*Storage type used to save hash context. [More...](#)*

#### Macros

- #define [HASHCRYPT\\_HASH\\_CTX\\_SIZE](#) 22  
*HASHCRYPT HASH Context size.*

#### Typedefs

- typedef void(\* [hashcrypt\\_callback\\_t](#) )(HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, [status\\_t](#) status, void \*userData)  
*HASHCRYPT background hash callback function.*

#### Functions

- [status\\_t HASHCRYPT\\_SHA](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_algo\\_t](#) algo, const uint8\_t \*input, size\_t inputSize, uint8\_t \*output, size\_t \*outputSize)  
*Create HASH on given data.*
- [status\\_t HASHCRYPT\\_SHA\\_Init](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, [hashcrypt\\_algo\\_t](#) algo)  
*Initialize HASH context.*
- [status\\_t HASHCRYPT\\_SHA\\_Update](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, const uint8\_t \*input, size\_t inputSize)  
*Add data to current HASH.*
- [status\\_t HASHCRYPT\\_SHA\\_Finish](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, uint8\_t \*output, size\_t \*outputSize)  
*Finalize hashing.*

### 15.7.2 Data Structure Documentation

#### 15.7.2.1 struct hashcrypt\_hash\_ctx\_t

##### Data Fields

- uint32\_t x [[HASHCRYPT\\_HASH\\_CTX\\_SIZE](#)]  
*storage*

### 15.7.3 Macro Definition Documentation

#### 15.7.3.1 #define HASHCRYPT\_HASH\_CTX\_SIZE 22

### 15.7.4 Typedef Documentation

#### 15.7.4.1 typedef void(\* hashcrypt\_callback\_t)(HASHCRYPT\_Type \*base, hashcrypt\_hash\_ctx\_t \*ctx, status\_t status, void \*userData)

### 15.7.5 Function Documentation

#### 15.7.5.1 status\_t HASHCRYPT\_SHA ( HASHCRYPT\_Type \* *base*, hashcrypt\_algo\_t *algo*, const uint8\_t \* *input*, size\_t *inputSize*, uint8\_t \* *output*, size\_t \* *outputSize* )

Perform the full SHA in one function call. The function is blocking.

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>algo</i>	Underlying algorithm to use for hash computation.
	<i>input</i>	Input data
	<i>inputSize</i>	Size of input data in bytes
out	<i>output</i>	Output hash data
out	<i>outputSize</i>	Output parameter storing the size of the output hash in bytes

## Returns

Status of the one call hash operation.

### 15.7.5.2 **status\_t HASHCRYPT\_SHA\_Init ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, hashcrypt\_algo\_t *algo* )**

This function initializes the HASH.

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
out	<i>ctx</i>	Output hash context
	<i>algo</i>	Underlying algorithm to use for hash computation.

## Returns

Status of initialization

### 15.7.5.3 **status\_t HASHCRYPT\_SHA\_Update ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, const uint8\_t \* *input*, size\_t *inputSize* )**

Add data to current HASH. This can be called repeatedly with an arbitrary amount of data to be hashed. The functions blocks. If it returns kStatus\_Success, the running hash has been updated (HASHCRYPT has processed the input data), so the memory at *input* pointer can be released back to system. The HASHCRYPT context buffer is updated with the running hash and with all necessary information to support possible context switch.



## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
<i>in, out</i>	<i>ctx</i>	HASH context
	<i>input</i>	Input data
	<i>inputSize</i>	Size of input data in bytes

## Returns

Status of the hash update operation

#### 15.7.5.4 status\_t HASHCRYPT\_SHA\_Finish ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, uint8\_t \* *output*, size\_t \* *outputSize* )

Outputs the final hash (computed by HASHCRYPT\_HASH\_Update()) and erases the context.

## Parameters

	<i>base</i>	HASHCRYPT peripheral base address
<i>in, out</i>	<i>ctx</i>	Input hash context
<i>out</i>	<i>output</i>	Output hash data
<i>in, out</i>	<i>outputSize</i>	Optional parameter (can be passed as NULL). On function entry, it specifies the size of output[] buffer. On function return, it stores the number of updated output bytes.

## Returns

Status of the hash finish operation

## 15.8 Hashcrypt Background HASH

### 15.8.1 Overview

#### Functions

- void [HASHCRYPT\\_SHA\\_SetCallback](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, [hashcrypt\\_callback\\_t](#) callback, void \*userData)  
*Initializes the HASHCRYPT handle for background hashing.*
- [status\\_t HASHCRYPT\\_SHA\\_UpdateNonBlocking](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, const uint8\_t \*input, size\_t inputSize)  
*Create running hash on given data.*

### 15.8.2 Function Documentation

#### 15.8.2.1 void HASHCRYPT\_SHA\_SetCallback ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, hashcrypt\_callback\_t *callback*, void \* *userData* )

This function initializes the hash context for background hashing (Non-blocking) APIs. This is less typical interface to hash function, but can be used for parallel processing, when main CPU has something else to do. Example is digital signature RSASSA-PKCS1-V1\_5-VERIFY((n,e),M,S) algorithm, where background hashing of M can be started, then CPU can compute  $S^e \bmod n$  (in parallel with background hashing) and once the digest becomes available, CPU can proceed to comparison of EM with EM'.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address.
out	<i>ctx</i>	Hash context.
	<i>callback</i>	Callback function.
	<i>userData</i>	User data (to be passed as an argument to callback function, once callback is invoked from isr).

#### 15.8.2.2 status\_t HASHCRYPT\_SHA\_UpdateNonBlocking ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, const uint8\_t \* *input*, size\_t *inputSize* )

Configures the HASHCRYPT to compute new running hash as AHB master and returns immediately. HASHCRYPT AHB Master mode supports only aligned *input* address and can be called only once per continuous block of data. Every call to this function must be preceded with [HASHCRYPT\\_SHA\\_Init\(\)](#) and finished with [HASHCRYPT\\_SHA\\_Finish\(\)](#). Once callback function is invoked by HASHCRYPT isr, it should set a flag for the main application to finalize the hashing (padding) and to read out the final digest by calling [HASHCRYPT\\_SHA\\_Finish\(\)](#).

## Parameters

<i>base</i>	HASHCRYPT peripheral base address
<i>ctx</i>	Specifies callback. Last incomplete 512-bit block of the input is copied into clear buffer for padding.
<i>input</i>	32-bit word aligned pointer to Input data.
<i>inputSize</i>	Size of input data in bytes (must be word aligned)

## Returns

Status of the hash update operation.

## 15.9 Hashcrypt\_driver

### 15.9.1 Overview

#### Macros

- #define `HASHCRYPT_MODE_SHA1` 0x1  
*Algorithm definitions correspond with the values for Mode field in Control register !*

#### Enumerations

- enum `hashcrypt_algo_t` {  
`kHASHCRYPT_Sha1` = `HASHCRYPT_MODE_SHA1`,  
`kHASHCRYPT_Sha256` = `HASHCRYPT_MODE_SHA256`,  
`kHASHCRYPT_Aes` = `HASHCRYPT_MODE_AES` }  
*Algorithm used for Hashcrypt operation.*

#### Functions

- void `HASHCRYPT_Init` (`HASHCRYPT_Type *base`)  
*Enables clock and disables reset for HASHCRYPT peripheral.*
- void `HASHCRYPT_Deinit` (`HASHCRYPT_Type *base`)  
*Disables clock for HASHCRYPT peripheral.*

#### Driver version

- #define `FSL_HASHCRYPT_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 10)`)  
*HASHCRYPT driver version.*

### 15.9.2 Macro Definition Documentation

#### 15.9.2.1 #define FSL\_HASHCRYPT\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 10))

Version 2.2.10.

Current version: 2.2.10

Change log:

- Version 2.0.0
  - Initial version
- Version 2.0.1
  - Support loading AES key from unaligned address
- Version 2.0.2

- Support loading AES key from unaligned address for different compiler and core variants
- Version 2.0.3
  - Remove SHA512 and AES ICB algorithm definitions
- Version 2.0.4
  - Add SHA context switch support
- Version 2.1.0
  - Update the register name and macro to align with new header.
- Version 2.1.1
  - Fix MISRA C-2012.
- Version 2.1.2
  - Support loading AES input data from unaligned address.
- Version 2.1.3
  - Fix MISRA C-2012.
- Version 2.1.4
  - Fix context switch cannot work when switching from AES.
- Version 2.1.5
  - Add data synchronization barrier inside `hashcrypt_sha_ldm_stm_16_words()` to prevent possible optimization issue.
- Version 2.2.0
  - Add AES-OFB and AES-CFB mixed IP/SW modes.
- Version 2.2.1
  - Add data synchronization barrier inside `hashcrypt_sha_ldm_stm_16_words()` prevent compiler from reordering memory write when -O2 or higher is used.
- Version 2.2.2
  - Add data synchronization barrier inside `hashcrypt_sha_ldm_stm_16_words()` to fix optimization issue
- Version 2.2.3
  - Added check for size in `hashcrypt_aes_one_block` to prevent overflowing COUNT field in MEMCTRL register, if its bigger than COUNT field do a multiple runs.
- Version 2.2.4
  - In all `HASHCRYPT_AES_xx` functions have been added setting CTRL\_MODE bitfield to 0 after processing data, which decreases power consumption.
- Version 2.2.5
  - Add data synchronization barrier and instruction synchronization barrier inside `hashcrypt_sha_process_message_data()` to fix optimization issue
- Version 2.2.6
  - Add data synchronization barrier inside `HASHCRYPT_SHA_Update()` and `hashcrypt_get_data()` function to fix optimization issue on MDK and ARMGCC release targets
- Version 2.2.7
  - Add data synchronization barrier inside `HASHCRYPT_SHA_Update()` to fix optimization issue on MCUX IDE release target
- Version 2.2.8
  - Unify hashcrypt hashing behavior between aligned and unaligned input data
- Version 2.2.9
  - Add handling of set ERROR bit in the STATUS register

- Version 2.2.10
  - Fix missing error statement in hashcrypt\_save\_running\_hash()

## 15.9.3 Enumeration Type Documentation

### 15.9.3.1 enum hashcrypt\_algo\_t

Enumerator

*kHASHCRYPT\_Sha1* SHA\_1.  
*kHASHCRYPT\_Sha256* SHA\_256.  
*kHASHCRYPT\_Aes* AES.

## 15.9.4 Function Documentation

### 15.9.4.1 void HASHCRYPT\_Init ( HASHCRYPT\_Type \* *base* )

Enable clock and disable reset for HASHCRYPT.

Parameters

<i>base</i>	HASHCRYPT base address
-------------	------------------------

### 15.9.4.2 void HASHCRYPT\_Deinit ( HASHCRYPT\_Type \* *base* )

Disable clock and enable reset.

Parameters

<i>base</i>	HASHCRYPT base address
-------------	------------------------

## Chapter 16

# INPUTMUX: Input Multiplexing Driver

### 16.1 Overview

The MCUXpresso SDK provides a driver for the Input multiplexing (INPUTMUX).

It configures the inputs to the pin interrupt block, DMA trigger, and frequency measure function. Once configured, the clock is not needed for the inputmux.

### 16.2 Input Multiplexing Driver operation

INPUTMUX\_AttachSignal function configures the specified input

### 16.3 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/inputmux

#### Files

- file [fsl\\_inputmux.h](#)
- file [fsl\\_inputmux\\_connections.h](#)

#### Functions

- void [INPUTMUX\\_Init](#) (INPUTMUX\_Type \*base)  
*Initialize INPUTMUX peripheral.*
- void [INPUTMUX\\_AttachSignal](#) (INPUTMUX\_Type \*base, uint32\_t index, [inputmux\\_connection\\_t](#) connection)  
*Attaches a signal.*
- void [INPUTMUX\\_EnableSignal](#) (INPUTMUX\_Type \*base, [inputmux\\_signal\\_t](#) signal, bool enable)  
*Enable/disable a signal.*
- void [INPUTMUX\\_Deinit](#) (INPUTMUX\_Type \*base)  
*Deinitialize INPUTMUX peripheral.*

## Input multiplexing connections

- enum `inputmux_connection_t` {
  - `kINPUTMUX_SctGpioInAToSct0` = 0U + (SCT0\_INMUX0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToSct0` = 58U + (SCT0\_INMUX0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer0Captsel` = 48U + (TIMER0CAPTSEL0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer0Trigger` = 48U + (TIMER0TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer1Captsel` = 48U + (TIMER1CAPTSEL0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer1Trigger` = 48U + (TIMER1TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer2Captsel` = 48U + (TIMER2CAPTSEL0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer2Trigger` = 48U + (TIMER2TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_GpioPort1Pin31ToPintsel` = 63U + (PINTSEL0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToDma0` = 52U + (DMA0\_ITRIG\_INMUX0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutTrigoutToTriginChannels` = 52U + (DMA0\_OTRIG\_INMUX0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_Aoi1Out2ToFreqmeasRef` = 9u + (FREQMEAS\_REF\_REG << PMUX\_SHIFT) ,
  - `kINPUTMUX_Aoi1Out2ToFreqmeasTarget` = 9u + (FREQMEAS\_TARGET\_REG << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer3Captsel` = 48U + (TIMER3CAPTSEL0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer3Trigger` = 48U + (TIMER3TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToTimer4Captsel` = 48U + (TIMER4CAPTSEL0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_GpioPort0Pin31ToPintSecsel` = 31U + (PINTSECSEL0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_TmprOutToDma1` = 24U + (DMA1\_ITRIG\_INMUX0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma1I3c0TxTrigoutToTriginChannels` = 13U + (DMA1\_OTRIG\_INMUX0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToHscmp0Trigger` = 37U + (HSCMP0\_TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToAdc0Trigger` = 52U + (ADC0\_TRIG0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToAdc1Trigger` = 52U + (ADC1\_TRIG0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToDac0Trigger` = 28U + (DAC0\_TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToDac1Trigger` = 28U + (DAC1\_TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToDac2Trigger` = 28U + (DAC2\_TRIGIN << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc0Trigger` = 54U + (ENC0TRIG << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc0Home` = 54U + (ENC0HOME << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc0Index` = 54U + (ENC0INDEX << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc0Phaseb` = 54U + (ENC0PHASEB << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc0Phasea` = 54U + (ENC0PHASEA << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc1Trigger` = 54U + (ENC1TRIG << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc1Home` = 54U + (ENC1HOME << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc1Index` = 54U + (ENC1INDEX << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc1Phaseb` = 54U + (ENC1PHASEB << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToEnc1Phasea` = 54U + (ENC1PHASEA << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToPwm0ExtSyncTrigger` = 54U + (PWM0\_EXTSYNC0 << PMUX\_SHIFT) ,
  - `kINPUTMUX_Dma0Trigout2ToPwm0ExtATrigger` = 54U + (PWM0\_EXT\_A0 << PMUX\_SHIFT) ,



```

T) ,
kINPUTMUX_Dma0Trigout2ToPwm0ExtForceTrigger = 54U + (PWM0_EXTFORCETRIG <<
PMUX_SHIFT) ,
kINPUTMUX_Dma0Trigout2ToPwm0FaultTrigger = 54U + (PWM0_FAULT0 << PMUX_SHI-
FT) ,
kINPUTMUX_Dma0Trigout2ToPwm0ExtClkTrigger = 54U + (PWM0_EXTCLKTRIG << PM-
UX_SHIFT) ,
kINPUTMUX_Dma0Trigout2ToPwm1ExtSyncTrigger = 54U + (PWM1_EXTSYNC0 << PMU-
X_SHIFT) ,
kINPUTMUX_Dma0Trigout2ToPwm1ExtATrigger = 54U + (PWM1_EXT_A0 << PMUX_SHIF-
T) ,
kINPUTMUX_Dma0Trigout2ToPwm1ExtForceTrigger = 54U + (PWM1_EXTFORCETRIG <<
PMUX_SHIFT) ,
kINPUTMUX_Dma0Trigout2ToPwm1FaultTrigger = 54U + (PWM1_FAULT0 << PMUX_SHI-
FT) ,
kINPUTMUX_Dma0Trigout2ToPwm1ExtClkTrigger = 54U + (PWM1_EXTCLKTRIG << PM-
UX_SHIFT) ,
kINPUTMUX_Dma1Trigout2ToAoi0InTrigger = 60U + (AOI0_IN0 << PMUX_SHIFT) ,
kINPUTMUX_Dma1Trigout2ToAoi1InTrigger = 60U + (AOI1_IN0 << PMUX_SHIFT) ,
kINPUTMUX_TmprOutToAoiExtTrigger = 24U + (AOI_EXT_TRIGGER0 << PMUX_SHIFT) ,
kINPUTMUX_Dma0Trigout2ToHscmp1Trigger = 37U + (HSCMP1_TRIGIN << PMUX_SHIFT)
}
    INPUTMUX connections type.
• enum inputmux_signal_t {
    kINPUTMUX_FlexSpiRxToDmac0Ch0RequestEna = 0U + (DMA0_REQ_EN0_ID << ENA_S-
HIFT) ,
    kINPUTMUX_Aoi0Out3ToDmac0Ch31RequestEna = 31U + (DMA0_REQ_EN0_ID << ENA_-
SHIFT) ,
    kINPUTMUX_TmprOutToDmac0Ch52RequestEna = 20U + (DMA0_REQ_EN1_ID << ENA_S-
HIFT) ,
    kINPUTMUX_I3c0TxToDmac1Ch13RequestEna = 13U + (DMA1_REQ_EN_ID << ENA_SHI-
FT) ,
    kINPUTMUX_Dmac0InputTriggerAoi0Out3Ena = 31U + (DMA0_ITRIG_EN0_ID << ENA_S-
HIFT) ,
    kINPUTMUX_Dmac0InputTriggerTmprOutEna = 20U + (DMA0_ITRIG_EN1_ID << ENA_SH-
IFT) }
    INPUTMUX signal enable/disable type.
• #define SCT0_INMUX0 0x00U
    Periphinmux IDs.
• #define TIMER0CAPTSEL0 0x20U
• #define TIMER0TRIGIN 0x30U
• #define TIMER1CAPTSEL0 0x40U
• #define TIMER1TRIGIN 0x50U
• #define TIMER2CAPTSEL0 0x60U
• #define TIMER2TRIGIN 0x70U
• #define PINTSEL_PMUX_ID 0xC0U
• #define PINTSEL0 0xC0U

```

```

• #define DMA0_ITRIG_INMUX0 0xE0U
• #define DMA0_OTRIG_INMUX0 0x160U
• #define FREQMEAS_REF_REG 0x180U
• #define FREQMEAS_TARGET_REG 0x184U
• #define TIMER3CAPTSEL0 0x1A0U
• #define TIMER3TRIGIN 0x1B0U
• #define TIMER4CAPTSEL0 0x1C0U
• #define TIMER4TRIGIN 0x1D0U
• #define PINTSECSEL0 0x1E0U
• #define DMA1_ITRIG_INMUX0 0x200U
• #define DMA1_OTRIG_INMUX0 0x240U
• #define HSCMP0_TRIGIN 0x260U
• #define ADC0_TRIG0 0x280U
• #define ADC1_TRIG0 0x2C0U
• #define DAC0_TRIGIN 0x300U
• #define DAC1_TRIGIN 0x320U
• #define DAC2_TRIGIN 0x340U
• #define ENC0TRIG 0x360U
• #define ENC0HOME 0x364U
• #define ENC0INDEX 0x368U
• #define ENC0PHASEB 0x36CU
• #define ENC0PHASEA 0x370U
• #define ENC1TRIG 0x380U
• #define ENC1HOME 0x384U
• #define ENC1INDEX 0x388U
• #define ENC1PHASEB 0x38CU
• #define ENC1PHASEA 0x390U
• #define PWM0_EXTSYNC0 0x3A0U
• #define PWM0_EXT_A0 0x3B0U
• #define PWM0_EXTFORCETRIG 0x3C0U
• #define PWM0_FAULT0 0x3C4U
• #define PWM1_EXTSYNC0 0x3E0U
• #define PWM1_EXT_A0 0x3F0U
• #define PWM1_EXTFORCETRIG 0x400U
• #define PWM1_FAULT0 0x404U
• #define PWM0_EXTCLKTRIG 0x420U
• #define PWM1_EXTCLKTRIG 0x424U
• #define AOI0_IN0 0x440U
• #define AOI1_IN0 0x480U
• #define AOI_EXT_TRIG0 0x4C0U
• #define HSCMP1_TRIGIN 0x4E0U
• #define HSCMP2_TRIGIN 0x500U
• #define DMA0_ITRIG_INMUX_32 0x520U
• #define DMA0_REQ_EN0_ID 0x740U
• #define DMA0_REQ_EN1_ID 0x744U
• #define DMA1_REQ_EN_ID 0x760U
• #define DMA0_ITRIG_EN0_ID 0x780U
• #define DMA0_ITRIG_EN1_ID 0x784U
• #define DMA1_ITRIG_EN_ID 0x7A0U
• #define ENA_SHIFT 8U
• #define PMUX_SHIFT 20U

```

## Driver version

- #define [FSL\\_INPUTMUX\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 5))  
Group interrupt driver version for SDK.

## 16.4 Enumeration Type Documentation

### 16.4.1 enum inputmux\_connection\_t

Enumerator

*kINPUTMUX\_SctGpioInAToSct0* SCT0 INMUX.  
*kINPUTMUX\_TmprOutToSct0* TIMER0 CAPTSEL.  
*kINPUTMUX\_TmprOutToTimer0Captsel* TIMER0 Trigger.  
*kINPUTMUX\_TmprOutToTimer0Trigger* TIMER1 CAPTSEL.  
*kINPUTMUX\_TmprOutToTimer1Captsel* TIMER1 Trigger.  
*kINPUTMUX\_TmprOutToTimer1Trigger* TIMER2 CAPTSEL.  
*kINPUTMUX\_TmprOutToTimer2Captsel* TIMER2 Trigger.  
*kINPUTMUX\_TmprOutToTimer2Trigger* Pin interrupt select.  
*kINPUTMUX\_GpioPort1Pin31ToPintsel* DMA0 Input trigger.  
*kINPUTMUX\_TmprOutToDma0* DMA0 output trigger.  
*kINPUTMUX\_TmprOutTrigoutToTriginChannels* Selection for frequency measurement reference clock.  
*kINPUTMUX\_Aoi1Out2ToFreqmeasRef* Selection for frequency measurement target clock.  
*kINPUTMUX\_Aoi1Out2ToFreqmeasTarget* TIMER3 CAPTSEL.  
*kINPUTMUX\_TmprOutToTimer3Captsel* TIMER3 Trigger.  
*kINPUTMUX\_TmprOutToTimer3Trigger* Timer4 CAPTSEL.  
*kINPUTMUX\_TmprOutToTimer4Captsel* TIMER4 Trigger.  
*kINPUTMUX\_GpioPort0Pin31ToPintSecsel* DMA1 Input trigger.  
*kINPUTMUX\_TmprOutToDma1* DMA1 output trigger.  
*kINPUTMUX\_Dma1I3c0TxTrigoutToTriginChannels* HSCMP0 trigger.  
*kINPUTMUX\_Dma0Trigout2ToHscmp0Trigger* ADC0 trigger.  
*kINPUTMUX\_Dma0Trigout2ToAdc0Trigger* ADC1 trigger.  
*kINPUTMUX\_Dma0Trigout2ToAdc1Trigger* DAC0 trigger.  
*kINPUTMUX\_Dma0Trigout2ToDac0Trigger* DAC1 trigger.  
*kINPUTMUX\_Dma0Trigout2ToDac1Trigger* DAC2 trigger.  
*kINPUTMUX\_Dma0Trigout2ToDac2Trigger* ENC0 TRIG.  
*kINPUTMUX\_Dma0Trigout2ToEnc0Trigger* ENC0 HOME.  
*kINPUTMUX\_Dma0Trigout2ToEnc0Home* ENC0 INDEX.  
*kINPUTMUX\_Dma0Trigout2ToEnc0Index* ENC0 PHASEB.  
*kINPUTMUX\_Dma0Trigout2ToEnc0Phaseb* ENC0 PHASEA.  
*kINPUTMUX\_Dma0Trigout2ToEnc0Phasea* ENC1 TRIG.  
*kINPUTMUX\_Dma0Trigout2ToEnc1Trigger* ENC1 HOME.  
*kINPUTMUX\_Dma0Trigout2ToEnc1Home* ENC1 INDEX.  
*kINPUTMUX\_Dma0Trigout2ToEnc1Index* ENC1 PHASEB.  
*kINPUTMUX\_Dma0Trigout2ToEnc1Phaseb* ENC1 PHASEA.  
*kINPUTMUX\_Dma0Trigout2ToEnc1Phasea* PWM0 external synchronization trigger.  
*kINPUTMUX\_Dma0Trigout2ToPwm0ExtSyncTrigger* PWM0 input trigger connections trigger.  
*kINPUTMUX\_Dma0Trigout2ToPwm0ExtATrigger* PWM0 external force trigger connections trigger.  
*kINPUTMUX\_Dma0Trigout2ToPwm0ExtForceTrigger* PWM0 fault input trigger connections

trigger.  
***kINPUTMUX\_Dma0Trigout2ToPwm0FaultTrigger*** PWM0 extclk input trigger connections trigger.  
***kINPUTMUX\_Dma0Trigout2ToPwm0ExtClkTrigger*** PWM1 external synchronization trigger.  
***kINPUTMUX\_Dma0Trigout2ToPwm1ExtSyncTrigger*** PWM1 input trigger connections trigger.  
***kINPUTMUX\_Dma0Trigout2ToPwm1ExtATrigger*** PWM1 external force trigger connections.  
***kINPUTMUX\_Dma0Trigout2ToPwm1ExtForceTrigger*** PWM1 fault input trigger connections trigger.  
***kINPUTMUX\_Dma0Trigout2ToPwm1FaultTrigger*** PWM1 extclk input trigger connections trigger.  
***kINPUTMUX\_Dma0Trigout2ToPwm1ExtClkTrigger*** AOI0 trigger.  
***kINPUTMUX\_Dma1Trigout2ToAoi0InTrigger*** AOI1 trigger.  
***kINPUTMUX\_Dma1Trigout2ToAoi1InTrigger*** AOI External trigger.  
***kINPUTMUX\_TmprOutToAoiExtTrigger*** HSCMP1 trigger.  
***kINPUTMUX\_Dma0Trigout2ToHscmp1Trigger*** HSCMP2 trigger.

## 16.4.2 enum inputmux\_signal\_t

Enumerator

***kINPUTMUX\_FlexSpiRxToDmac0Ch0RequestEna*** DMA0 REQ(DMA0\_REQEN0) signal.  
***kINPUTMUX\_Aoi0Out3ToDmac0Ch31RequestEna*** DMA0 REQ(DMA0\_REQEN0) signal.  
***kINPUTMUX\_TmprOutToDmac0Ch52RequestEna*** DMA1 REQ(DMA1\_REQEN) signal.  
***kINPUTMUX\_I3c0TxToDmac1Ch13RequestEna*** DMA0 input trigger(DMA0\_ITRIGEN0) source enable.  
***kINPUTMUX\_Dmac0InputTriggerAoi0Out3Ena*** DMA0 input trigger(DMA0\_ITRIGEN1) source enable.  
***kINPUTMUX\_Dmac0InputTriggerTmprOutEna*** DMA1 input trigger(DMA1\_ITRIGEN) source enable.

## 16.5 Function Documentation

### 16.5.1 void INPUTMUX\_Init ( INPUTMUX\_Type \* *base* )

This function enables the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
-------------	------------------------------------------

Return values

<i>None.</i>	
--------------	--

### 16.5.2 void INPUTMUX\_AttachSignal ( INPUTMUX\_Type \* *base*, uint32\_t *index*, inputmux\_connection\_t *connection* )

This function gates the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
<i>index</i>	Destination peripheral to attach the signal to.
<i>connection</i>	Selects connection.

Return values

<i>None.</i>	
--------------	--

### 16.5.3 void INPUTMUX\_EnableSignal ( INPUTMUX\_Type \* *base*, inputmux\_signal\_t *signal*, bool *enable* )

This function gates the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
<i>signal</i>	Enable signal register id and bit offset.
<i>enable</i>	Selects enable or disable.

Return values

<i>None.</i>	
--------------	--

### 16.5.4 void INPUTMUX\_Deinit ( INPUTMUX\_Type \* *base* )

This function disables the INPUTMUX clock.

## Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
-------------	------------------------------------------

## Return values

<i>None.</i>	
--------------	--

## Chapter 17

# LPADC: 12-bit SAR Analog-to-Digital Converter Driver

### 17.1 Overview

The MCUXpresso SDK provides a peripheral driver for the 12-bit SAR Analog-to-Digital Converter (LP-ADC) module of MCUXpresso SDK devices.

### 17.2 Typical use case

#### 17.2.1 Polling Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc`

#### 17.2.2 Interrupt Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc`

### Files

- file [fsl\\_lpadc.h](#)

### Data Structures

- struct [lpadc\\_config\\_t](#)  
*LPADC global configuration. [More...](#)*
- struct [lpadc\\_conv\\_command\\_config\\_t](#)  
*Define structure to keep the configuration for conversion command. [More...](#)*
- struct [lpadc\\_conv\\_trigger\\_config\\_t](#)  
*Define structure to keep the configuration for conversion trigger. [More...](#)*
- struct [lpadc\\_conv\\_result\\_t](#)  
*Define the structure to keep the conversion result. [More...](#)*
- struct [lpadc\\_calibration\\_value\\_t](#)  
*A structure of calibration value. [More...](#)*

### Macros

- `#define LPADC_GET_ACTIVE_COMMAND_STATUS(statusVal) ((statusVal & ADC_STAT_CMDACT_MASK) >> ADC_STAT_CMDACT_SHIFT)`  
*Define the MACRO function to get command status from status value.*
- `#define LPADC_GET_ACTIVE_TRIGGER_STATUE(statusVal) ((statusVal & ADC_STAT_TRGACT_MASK) >> ADC_STAT_TRGACT_SHIFT)`  
*Define the MACRO function to get trigger status from status value.*

## Enumerations

- enum `_lpadc_status_flags` {  
`kLPADC_ResultFIFO0OverflowFlag` = `ADC_STAT_FOF0_MASK`,  
`kLPADC_ResultFIFO0ReadyFlag` = `ADC_STAT_RDY0_MASK`,  
`kLPADC_ResultFIFO1OverflowFlag` = `ADC_STAT_FOF1_MASK`,  
`kLPADC_ResultFIFO1ReadyFlag` = `ADC_STAT_RDY1_MASK` }  
*Define hardware flags of the module.*
- enum `_lpadc_interrupt_enable` {  
`kLPADC_ResultFIFO0OverflowInterruptEnable` = `ADC_IE_FOFIE0_MASK`,  
`kLPADC_FIFO0WatermarkInterruptEnable` = `ADC_IE_FWMIE0_MASK`,  
`kLPADC_ResultFIFO1OverflowInterruptEnable` = `ADC_IE_FOFIE1_MASK`,  
`kLPADC_FIFO1WatermarkInterruptEnable` = `ADC_IE_FWMIE1_MASK`,  
`kLPADC_TriggerExceptionInterruptEnable` = `ADC_IE_TEXC_IE_MASK`,  
`kLPADC_Trigger0CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 0UL)`,  
`kLPADC_Trigger1CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 1UL)`,  
`kLPADC_Trigger2CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 2UL)`,  
`kLPADC_Trigger3CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 3UL)`,  
`kLPADC_Trigger4CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 4UL)`,  
`kLPADC_Trigger5CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 5UL)`,  
`kLPADC_Trigger6CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 6UL)`,  
`kLPADC_Trigger7CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 7UL)`,  
`kLPADC_Trigger8CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 8UL)`,  
`kLPADC_Trigger9CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 9UL)`,  
`kLPADC_Trigger10CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 10UL)`,  
`kLPADC_Trigger11CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 11UL)`,  
`kLPADC_Trigger12CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 12UL)`,  
`kLPADC_Trigger13CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 13UL)`,  
`kLPADC_Trigger14CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 14UL)`,  
`kLPADC_Trigger15CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 15UL)` }  
*Define interrupt switchers of the module.*
- enum `_lpadc_trigger_status_flags` {



```

kLPADC_Trigger0InterruptedFlag = 1UL << 0UL,
kLPADC_Trigger1InterruptedFlag = 1UL << 1UL,
kLPADC_Trigger2InterruptedFlag = 1UL << 2UL,
kLPADC_Trigger3InterruptedFlag = 1UL << 3UL,
kLPADC_Trigger4InterruptedFlag = 1UL << 4UL,
kLPADC_Trigger5InterruptedFlag = 1UL << 5UL,
kLPADC_Trigger6InterruptedFlag = 1UL << 6UL,
kLPADC_Trigger7InterruptedFlag = 1UL << 7UL,
kLPADC_Trigger8InterruptedFlag = 1UL << 8UL,
kLPADC_Trigger9InterruptedFlag = 1UL << 9UL,
kLPADC_Trigger10InterruptedFlag = 1UL << 10UL,
kLPADC_Trigger11InterruptedFlag = 1UL << 11UL,
kLPADC_Trigger12InterruptedFlag = 1UL << 12UL,
kLPADC_Trigger13InterruptedFlag = 1UL << 13UL,
kLPADC_Trigger14InterruptedFlag = 1UL << 14UL,
kLPADC_Trigger15InterruptedFlag = 1UL << 15UL,
kLPADC_Trigger0CompletedFlag = 1UL << 16UL,
kLPADC_Trigger1CompletedFlag = 1UL << 17UL,
kLPADC_Trigger2CompletedFlag = 1UL << 18UL,
kLPADC_Trigger3CompletedFlag = 1UL << 19UL,
kLPADC_Trigger4CompletedFlag = 1UL << 20UL,
kLPADC_Trigger5CompletedFlag = 1UL << 21UL,
kLPADC_Trigger6CompletedFlag = 1UL << 22UL,
kLPADC_Trigger7CompletedFlag = 1UL << 23UL,
kLPADC_Trigger8CompletedFlag = 1UL << 24UL,
kLPADC_Trigger9CompletedFlag = 1UL << 25UL,
kLPADC_Trigger10CompletedFlag = 1UL << 26UL,
kLPADC_Trigger11CompletedFlag = 1UL << 27UL,
kLPADC_Trigger12CompletedFlag = 1UL << 28UL,
kLPADC_Trigger13CompletedFlag = 1UL << 29UL,
kLPADC_Trigger14CompletedFlag = 1UL << 30UL,
kLPADC_Trigger15CompletedFlag = 1UL << 31UL }

```

*The enumerator of lpadc trigger status flags, including interrupted flags and completed flags.*

- enum lpadc\_sample\_scale\_mode\_t {  
kLPADC\_SamplePartScale,  
kLPADC\_SampleFullScale = 1U }  
*Define enumeration of sample scale mode.*
- enum lpadc\_sample\_channel\_mode\_t {  
kLPADC\_SampleChannelSingleEndSideA = 0U,  
kLPADC\_SampleChannelSingleEndSideB = 1U,  
kLPADC\_SampleChannelDiffBothSide = 2U,  
kLPADC\_SampleChannelDualSingleEndBothSide }  
*Define enumeration of channel sample mode.*
- enum lpadc\_hardware\_average\_mode\_t {

```

kLPADC_HardwareAverageCount1 = 0U,
kLPADC_HardwareAverageCount2 = 1U,
kLPADC_HardwareAverageCount4 = 2U,
kLPADC_HardwareAverageCount8 = 3U,
kLPADC_HardwareAverageCount16 = 4U,
kLPADC_HardwareAverageCount32 = 5U,
kLPADC_HardwareAverageCount64 = 6U,
kLPADC_HardwareAverageCount128 = 7U }

```

*Define enumeration of hardware average selection.*

- enum `lpadc_sample_time_mode_t` {  
`kLPADC_SampleTimeADCK3` = 0U,  
`kLPADC_SampleTimeADCK5` = 1U,  
`kLPADC_SampleTimeADCK7` = 2U,  
`kLPADC_SampleTimeADCK11` = 3U,  
`kLPADC_SampleTimeADCK19` = 4U,  
`kLPADC_SampleTimeADCK35` = 5U,  
`kLPADC_SampleTimeADCK67` = 6U,  
`kLPADC_SampleTimeADCK131` = 7U }

*Define enumeration of sample time selection.*

- enum `lpadc_hardware_compare_mode_t` {  
`kLPADC_HardwareCompareDisabled` = 0U,  
`kLPADC_HardwareCompareStoreOnTrue` = 2U,  
`kLPADC_HardwareCompareRepeatUntilTrue` = 3U }

*Define enumeration of hardware compare mode.*

- enum `lpadc_conversion_resolution_mode_t` {  
`kLPADC_ConversionResolutionStandard` = 0U,  
`kLPADC_ConversionResolutionHigh` = 1U }

*Define enumeration of conversion resolution mode.*

- enum `lpadc_conversion_average_mode_t` {  
`kLPADC_ConversionAverage1` = 0U,  
`kLPADC_ConversionAverage2` = 1U,  
`kLPADC_ConversionAverage4` = 2U,  
`kLPADC_ConversionAverage8` = 3U,  
`kLPADC_ConversionAverage16` = 4U,  
`kLPADC_ConversionAverage32` = 5U,  
`kLPADC_ConversionAverage64` = 6U,  
`kLPADC_ConversionAverage128` = 7U }

*Define enumeration of conversion averages mode.*

- enum `lpadc_reference_voltage_source_t` {  
`kLPADC_ReferenceVoltageAlt1` = 0U,  
`kLPADC_ReferenceVoltageAlt2` = 1U,  
`kLPADC_ReferenceVoltageAlt3` = 2U }

*Define enumeration of reference voltage source.*

- enum `lpadc_power_level_mode_t` {

```

kLPADC_PowerLevelAlt1 = 0U,
kLPADC_PowerLevelAlt2 = 1U,
kLPADC_PowerLevelAlt3 = 2U,
kLPADC_PowerLevelAlt4 = 3U }
    Define enumeration of power configuration.
• enum lpadc_trigger_priority_policy_t {
    kLPADC_TriggerPriorityPreemptImmediately = 0U,
    kLPADC_TriggerPriorityPreemptSoftly = 1U,
    kLPADC_TriggerPriorityPreemptSubsequently = 2U }
    Define enumeration of trigger priority policy.

```

## Driver version

- #define `FSL_LPADC_DRIVER_VERSION` (`MAKE_VERSION(2, 6, 2)`)  
LPADC driver version 2.6.2.

## Initialization & de-initialization.

- void `LPADC_Init` (ADC\_Type \*base, const `lpadc_config_t` \*config)  
*Initializes the LPADC module.*
- void `LPADC_GetDefaultConfig` (`lpadc_config_t` \*config)  
*Gets an available pre-defined settings for initial configuration.*
- void `LPADC_Deinit` (ADC\_Type \*base)  
*De-initializes the LPADC module.*
- static void `LPADC_Enable` (ADC\_Type \*base, bool enable)  
*Switch on/off the LPADC module.*
- static void `LPADC_DoResetFIFO0` (ADC\_Type \*base)  
*Do reset the conversion FIFO0.*
- static void `LPADC_DoResetFIFO1` (ADC\_Type \*base)  
*Do reset the conversion FIFO1.*
- static void `LPADC_DoResetConfig` (ADC\_Type \*base)  
*Do reset the module's configuration.*

## Status

- static uint32\_t `LPADC_GetStatusFlags` (ADC\_Type \*base)  
*Get status flags.*
- static void `LPADC_ClearStatusFlags` (ADC\_Type \*base, uint32\_t mask)  
*Clear status flags.*
- static uint32\_t `LPADC_GetTriggerStatusFlags` (ADC\_Type \*base)  
*Get trigger status flags to indicate which trigger sequences have been completed or interrupted by a high priority trigger exception.*
- static void `LPADC_ClearTriggerStatusFlags` (ADC\_Type \*base, uint32\_t mask)  
*Clear trigger status flags.*

## Interrupts

- static void `LPADC_EnableInterrupts` (ADC\_Type \*base, uint32\_t mask)  
*Enable interrupts.*

- static void [LPADC\\_DisableInterrupts](#) (ADC\_Type \*base, uint32\_t mask)  
*Disable interrupts.*

## DMA Control

- static void [LPADC\\_EnableFIFO0WatermarkDMA](#) (ADC\_Type \*base, bool enable)  
*Switch on/off the DMA trigger for FIFO0 watermark event.*
- static void [LPADC\\_EnableFIFO1WatermarkDMA](#) (ADC\_Type \*base, bool enable)  
*Switch on/off the DMA trigger for FIFO1 watermark event.*

## Trigger and conversion with FIFO.

- static uint32\_t [LPADC\\_GetConvResultCount](#) (ADC\_Type \*base, uint8\_t index)  
*Get the count of result kept in conversion FIFO.*
- bool [LPADC\\_GetConvResult](#) (ADC\_Type \*base, [lpadc\\_conv\\_result\\_t](#) \*result, uint8\_t index)  
*brief Get the result in conversion FIFO.*
- void [LPADC\\_SetConvTriggerConfig](#) (ADC\_Type \*base, uint32\_t triggerId, const [lpadc\\_conv\\_trigger\\_config\\_t](#) \*config)  
*Configure the conversion trigger source.*
- void [LPADC\\_GetDefaultConvTriggerConfig](#) ([lpadc\\_conv\\_trigger\\_config\\_t](#) \*config)  
*Gets an available pre-defined settings for trigger's configuration.*
- static void [LPADC\\_DoSoftwareTrigger](#) (ADC\_Type \*base, uint32\_t triggerIdMask)  
*Do software trigger to conversion command.*
- void [LPADC\\_SetConvCommandConfig](#) (ADC\_Type \*base, uint32\_t commandId, const [lpadc\\_conv\\_command\\_config\\_t](#) \*config)  
*Configure conversion command.*
- void [LPADC\\_GetDefaultConvCommandConfig](#) ([lpadc\\_conv\\_command\\_config\\_t](#) \*config)  
*Gets an available pre-defined settings for conversion command's configuration.*
- static void [LPADC\\_SetOffsetValue](#) (ADC\_Type \*base, uint32\_t valueA, uint32\_t valueB)  
*Set proper offset value to trim ADC.*
- static void [LPADC\\_EnableOffsetCalibration](#) (ADC\_Type \*base, bool enable)  
*Enable the offset calibration function.*
- void [LPADC\\_DoOffsetCalibration](#) (ADC\_Type \*base)  
*Do offset calibration.*
- void [LPADC\\_DoAutoCalibration](#) (ADC\_Type \*base)  
*Do auto calibration.*
- void [LPADC\\_PrepAutoCalibration](#) (ADC\_Type \*base)  
*Prepare auto calibration, LPADC\_FinishAutoCalibration has to be called before using the LPADC.*
- void [LPADC\\_FinishAutoCalibration](#) (ADC\_Type \*base)  
*Finish auto calibration start with LPADC\_PrepAutoCalibration.*
- void [LPADC\\_GetCalibrationValue](#) (ADC\_Type \*base, [lpadc\\_calibration\\_value\\_t](#) \*ptrCalibrationValue)  
*Get calibration value into the memory which is defined by invoker.*
- void [LPADC\\_SetCalibrationValue](#) (ADC\_Type \*base, const [lpadc\\_calibration\\_value\\_t](#) \*ptrCalibrationValue)  
*Set calibration value into ADC calibration registers.*

## 17.3 Data Structure Documentation

### 17.3.1 struct `lpadc_config_t`

This structure would used to keep the settings for initialization.

#### Data Fields

- bool `enableInDozeMode`  
*Control system transition to Stop and Wait power modes while ADC is converting.*
- `lpadc_conversion_average_mode_t` `conversionAverageMode`  
*Auto-Calibration Averages.*
- bool `enableAnalogPreliminary`  
*ADC analog circuits are pre-enabled and ready to execute conversions without startup delays(at the cost of higher DC current consumption).*
- `uint32_t` `powerUpDelay`  
*When the analog circuits are not pre-enabled, the ADC analog circuits are only powered while the ADC is active and there is a counted delay defined by this field after an initial trigger transitions the ADC from its Idle state to allow time for the analog circuits to stabilize.*
- `lpadc_reference_voltage_source_t` `referenceVoltageSource`  
*Selects the voltage reference high used for conversions.*
- `lpadc_power_level_mode_t` `powerLevelMode`  
*Power Configuration Selection.*
- `lpadc_trigger_priority_policy_t` `triggerPriorityPolicy`  
*Control how higher priority triggers are handled, see to `lpadc_trigger_priority_policy_t`.*
- bool `enableConvPause`  
*Enables the ADC pausing function.*
- `uint32_t` `convPauseDelay`  
*Controls the duration of pausing during command execution sequencing.*
- `uint32_t` `FIFO0Watermark`  
*FIFO0Watermark is a programmable threshold setting.*
- `uint32_t` `FIFO1Watermark`  
*FIFO1Watermark is a programmable threshold setting.*

#### Field Documentation

##### (1) bool `lpadc_config_t::enableInDozeMode`

When enabled in Doze mode, immediate entries to Wait or Stop are allowed. When disabled, the ADC will wait for the current averaging iteration/FIFO storage to complete before acknowledging stop or wait mode entry.

(2) **lpadc\_conversion\_average\_mode\_t lpadc\_config\_t::conversionAverageMode**

(3) **bool lpadc\_config\_t::enableAnalogPreliminary**

(4) **uint32\_t lpadc\_config\_t::powerUpDelay**

The startup delay count of (powerUpDelay \* 4) ADCK cycles must result in a longer delay than the analog startup time.

(5) **lpadc\_reference\_voltage\_source\_t lpadc\_config\_t::referenceVoltageSource**

(6) **lpadc\_power\_level\_mode\_t lpadc\_config\_t::powerLevelMode**

(7) **lpadc\_trigger\_priority\_policy\_t lpadc\_config\_t::triggerPriorityPolicy**

(8) **bool lpadc\_config\_t::enableConvPause**

When enabled, a programmable delay is inserted during command execution sequencing between LOOP iterations, between commands in a sequence, and between conversions when command is executing in "Compare Until True" configuration.

(9) **uint32\_t lpadc\_config\_t::convPauseDelay**

The pause delay is a count of (convPauseDelay\*4) ADCK cycles. Only available when ADC pausing function is enabled. The available value range is in 9-bit.

(10) **uint32\_t lpadc\_config\_t::FIFO0Watermark**

When the number of datawords stored in the ADC Result FIFO0 is greater than the value in this field, the ready flag would be asserted to indicate stored data has reached the programmable threshold.

(11) **uint32\_t lpadc\_config\_t::FIFO1Watermark**

When the number of datawords stored in the ADC Result FIFO1 is greater than the value in this field, the ready flag would be asserted to indicate stored data has reached the programmable threshold.

### 17.3.2 struct lpadc\_conv\_command\_config\_t

#### Data Fields

- [lpadc\\_sample\\_channel\\_mode\\_t sampleChannelMode](#)  
*Channel sample mode.*
- [uint32\\_t channelNumber](#)  
*Channel number, select the channel or channel pair.*
- [uint32\\_t channelBNumber](#)  
*Alternate Channel B number, select the channel.*
- [uint32\\_t chainedNextCommandNumber](#)  
*Selects the next command to be executed after this command completes.*

- bool `enableAutoChannelIncrement`  
*Loop with increment: when disabled, the "loopCount" field selects the number of times the selected channel is converted consecutively; when enabled, the "loopCount" field defines how many consecutive channels are converted as part of the command execution.*
- uint32\_t `loopCount`  
*Selects how many times this command executes before finish and transition to the next command or Idle state.*
- `lpadc_hardware_average_mode_t` `hardwareAverageMode`  
*Hardware average selection.*
- `lpadc_sample_time_mode_t` `sampleTimeMode`  
*Sample time selection.*
- `lpadc_hardware_compare_mode_t` `hardwareCompareMode`  
*Hardware compare selection.*
- uint32\_t `hardwareCompareValueHigh`  
*Compare Value High.*
- uint32\_t `hardwareCompareValueLow`  
*Compare Value Low.*
- `lpadc_conversion_resolution_mode_t` `conversionResolutionMode`  
*Conversion resolution mode.*
- bool `enableWaitTrigger`  
*Wait for trigger assertion before execution: when disabled, this command will be automatically executed; when enabled, the active trigger must be asserted again before executing this command.*

## Field Documentation

(1) `lpadc_sample_channel_mode_t` `lpadc_conv_command_config_t::sampleChannelMode`

(2) `uint32_t` `lpadc_conv_command_config_t::channelNumber`

(3) `uint32_t` `lpadc_conv_command_config_t::channelBNumber`

(4) `uint32_t` `lpadc_conv_command_config_t::chainedNextCommandNumber`

1-15 is available, 0 is to terminate the chain after this command.

(5) `bool` `lpadc_conv_command_config_t::enableAutoChannelIncrement`

(6) `uint32_t` `lpadc_conv_command_config_t::loopCount`

Command executes LOOP+1 times. 0-15 is available.

(7) `lpadc_hardware_average_mode_t` `lpadc_conv_command_config_t::hardwareAverageMode`

(8) `lpadc_sample_time_mode_t` `lpadc_conv_command_config_t::sampleTimeMode`

(9) `lpadc_hardware_compare_mode_t` `lpadc_conv_command_config_t::hardwareCompareMode`

(10) `uint32_t` `lpadc_conv_command_config_t::hardwareCompareValueHigh`

The available value range is in 16-bit.



(11) `uint32_t lpadc_conv_command_config_t::hardwareCompareValueLow`

The available value range is in 16-bit.

(12) `lpadc_conversion_resolution_mode_t lpadc_conv_command_config_t::conversion-ResolutionMode`

(13) `bool lpadc_conv_command_config_t::enableWaitTrigger`

### 17.3.3 struct lpadc\_conv\_trigger\_config\_t

#### Data Fields

- `uint32_t targetCommandId`  
*Select the command from command buffer to execute upon detect of the associated trigger event.*
- `uint32_t delayPower`  
*Select the trigger delay duration to wait at the start of servicing a trigger event.*
- `uint32_t priority`  
*Sets the priority of the associated trigger source.*
- `bool enableHardwareTrigger`  
*Enable hardware trigger source to initiate conversion on the rising edge of the input trigger source or not.*

#### Field Documentation

(1) `uint32_t lpadc_conv_trigger_config_t::targetCommandId`

(2) `uint32_t lpadc_conv_trigger_config_t::delayPower`

When this field is clear, then no delay is incurred. When this field is set to a non-zero value, the duration for the delay is  $2^{\text{delayPower}}$  ADCK cycles. The available value range is 4-bit.

(3) `uint32_t lpadc_conv_trigger_config_t::priority`

If two or more triggers have the same priority level setting, the lower order trigger event has the higher priority. The lower value for this field is for the higher priority, the available value range is 1-bit.

(4) `bool lpadc_conv_trigger_config_t::enableHardwareTrigger`

The software trigger is always available.

### 17.3.4 struct lpadc\_conv\_result\_t

#### Data Fields

- `uint32_t commandIdSource`  
*Indicate the command buffer being executed that generated this result.*
- `uint32_t loopCountIndex`  
*Indicate the loop count value during command execution that generated this result.*



- uint32\_t [triggerIdSource](#)  
Indicate the trigger source that initiated a conversion and generated this result.
- uint16\_t [convValue](#)  
Data result.

### Field Documentation

- (1) uint32\_t lpadc\_conv\_result\_t::commandIdSource
- (2) uint32\_t lpadc\_conv\_result\_t::loopCountIndex
- (3) uint32\_t lpadc\_conv\_result\_t::triggerIdSource
- (4) uint16\_t lpadc\_conv\_result\_t::convValue

### 17.3.5 struct lpadc\_calibration\_value\_t

## 17.4 Macro Definition Documentation

### 17.4.1 #define FSL\_LPADC\_DRIVER\_VERSION (MAKE\_VERSION(2, 6, 2))

### 17.4.2 #define LPADC\_GET\_ACTIVE\_COMMAND\_STATUS( statusVal ) ((statusVal & ADC\_STAT\_CMDACT\_MASK) >> ADC\_STAT\_CMDACT\_SHIFT)

The statusVal is the return value from [LPADC\\_GetStatusFlags\(\)](#).

### 17.4.3 #define LPADC\_GET\_ACTIVE\_TRIGGER\_STATUE( statusVal ) ((statusVal & ADC\_STAT\_TRGACT\_MASK) >> ADC\_STAT\_TRGACT\_SHIFT)

The statusVal is the return value from [LPADC\\_GetStatusFlags\(\)](#).

## 17.5 Enumeration Type Documentation

### 17.5.1 enum \_lpadc\_status\_flags

Enumerator

- kLPADC\_ResultFIFO0OverflowFlag** Indicates that more data has been written to the Result FIFO 0 than it can hold.
- kLPADC\_ResultFIFO0ReadyFlag** Indicates when the number of valid datawords in the result FIFO 0 is greater than the setting watermark level.
- kLPADC\_ResultFIFO1OverflowFlag** Indicates that more data has been written to the Result FIFO 1 than it can hold.
- kLPADC\_ResultFIFO1ReadyFlag** Indicates when the number of valid datawords in the result FIFO 1 is greater than the setting watermark level.

## 17.5.2 enum \_lpadc\_interrupt\_enable

Enumerator

<b><i>kLPADC_ResultFIFO0OverflowInterruptEnable</i></b>	Configures ADC to generate overflow interrupt requests when FOF0 flag is asserted.
<b><i>kLPADC_FIFO0WatermarkInterruptEnable</i></b>	Configures ADC to generate watermark interrupt requests when RDY0 flag is asserted.
<b><i>kLPADC_ResultFIFO1OverflowInterruptEnable</i></b>	Configures ADC to generate overflow interrupt requests when FOF1 flag is asserted.
<b><i>kLPADC_FIFO1WatermarkInterruptEnable</i></b>	Configures ADC to generate watermark interrupt requests when RDY1 flag is asserted.
<b><i>kLPADC_TriggerExceptionInterruptEnable</i></b>	Configures ADC to generate trigger exception interrupt.
<b><i>kLPADC_Trigger0CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 0 completion.
<b><i>kLPADC_Trigger1CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 1 completion.
<b><i>kLPADC_Trigger2CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 2 completion.
<b><i>kLPADC_Trigger3CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 3 completion.
<b><i>kLPADC_Trigger4CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 4 completion.
<b><i>kLPADC_Trigger5CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 5 completion.
<b><i>kLPADC_Trigger6CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 6 completion.
<b><i>kLPADC_Trigger7CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 7 completion.
<b><i>kLPADC_Trigger8CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 8 completion.
<b><i>kLPADC_Trigger9CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 9 completion.
<b><i>kLPADC_Trigger10CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 10 completion.
<b><i>kLPADC_Trigger11CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 11 completion.
<b><i>kLPADC_Trigger12CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 12 completion.
<b><i>kLPADC_Trigger13CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 13 completion.
<b><i>kLPADC_Trigger14CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when trigger 14 completion.
<b><i>kLPADC_Trigger15CompletionInterruptEnable</i></b>	Configures ADC to generate interrupt when

trigger 15 completion.

### 17.5.3 enum \_lpadc\_trigger\_status\_flags

Enumerator

<b><i>kLPADC_Trigger0InterruptedFlag</i></b>	Trigger 0 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger1InterruptedFlag</i></b>	Trigger 1 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger2InterruptedFlag</i></b>	Trigger 2 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger3InterruptedFlag</i></b>	Trigger 3 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger4InterruptedFlag</i></b>	Trigger 4 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger5InterruptedFlag</i></b>	Trigger 5 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger6InterruptedFlag</i></b>	Trigger 6 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger7InterruptedFlag</i></b>	Trigger 7 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger8InterruptedFlag</i></b>	Trigger 8 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger9InterruptedFlag</i></b>	Trigger 9 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger10InterruptedFlag</i></b>	Trigger 10 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger11InterruptedFlag</i></b>	Trigger 11 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger12InterruptedFlag</i></b>	Trigger 12 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger13InterruptedFlag</i></b>	Trigger 13 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger14InterruptedFlag</i></b>	Trigger 14 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger15InterruptedFlag</i></b>	Trigger 15 is interrupted by a high priority exception.
<b><i>kLPADC_Trigger0CompletedFlag</i></b>	Trigger 0 is completed and trigger 0 has enabled completion interrupts.
<b><i>kLPADC_Trigger1CompletedFlag</i></b>	Trigger 1 is completed and trigger 1 has enabled completion interrupts.
<b><i>kLPADC_Trigger2CompletedFlag</i></b>	Trigger 2 is completed and trigger 2 has enabled completion interrupts.
<b><i>kLPADC_Trigger3CompletedFlag</i></b>	Trigger 3 is completed and trigger 3 has enabled completion interrupts.
<b><i>kLPADC_Trigger4CompletedFlag</i></b>	Trigger 4 is completed and trigger 4 has enabled completion interrupts.
<b><i>kLPADC_Trigger5CompletedFlag</i></b>	Trigger 5 is completed and trigger 5 has enabled completion interrupts.
<b><i>kLPADC_Trigger6CompletedFlag</i></b>	Trigger 6 is completed and trigger 6 has enabled completion interrupts.
<b><i>kLPADC_Trigger7CompletedFlag</i></b>	Trigger 7 is completed and trigger 7 has enabled completion interrupts.
<b><i>kLPADC_Trigger8CompletedFlag</i></b>	Trigger 8 is completed and trigger 8 has enabled completion interrupts.
<b><i>kLPADC_Trigger9CompletedFlag</i></b>	Trigger 9 is completed and trigger 9 has enabled completion interrupts.
<b><i>kLPADC_Trigger10CompletedFlag</i></b>	Trigger 10 is completed and trigger 10 has enabled completion interrupts.

- kLPADC\_Trigger11CompletedFlag*** Trigger 11 is completed and trigger 11 has enabled completion interrupts.
- kLPADC\_Trigger12CompletedFlag*** Trigger 12 is completed and trigger 12 has enabled completion interrupts.
- kLPADC\_Trigger13CompletedFlag*** Trigger 13 is completed and trigger 13 has enabled completion interrupts.
- kLPADC\_Trigger14CompletedFlag*** Trigger 14 is completed and trigger 14 has enabled completion interrupts.
- kLPADC\_Trigger15CompletedFlag*** Trigger 15 is completed and trigger 15 has enabled completion interrupts.

#### 17.5.4 enum lpadc\_sample\_scale\_mode\_t

The sample scale mode is used to reduce the selected ADC analog channel input voltage level by a factor. The maximum possible voltage on the ADC channel input should be considered when selecting a scale mode to ensure that the reducing factor always results voltage level at or below the VREFH reference. This reducing capability allows conversion of analog inputs higher than VREFH. A-side and B-side channel inputs are both scaled using the scale mode.

Enumerator

- kLPADC\_SamplePartScale*** Use divided input voltage signal. (For scale select, please refer to the reference manual).
- kLPADC\_SampleFullScale*** Full scale (Factor of 1).

#### 17.5.5 enum lpadc\_sample\_channel\_mode\_t

The channel sample mode configures the channel with single-end/differential/dual-single-end, side A/B.

Enumerator

- kLPADC\_SampleChannelSingleEndSideA*** Single end mode, using side A.
- kLPADC\_SampleChannelSingleEndSideB*** Single end mode, using side B.
- kLPADC\_SampleChannelDiffBothSide*** Differential mode, using A and B.
- kLPADC\_SampleChannelDualSingleEndBothSide*** Dual-Single-Ended Mode. Both A side and B side channels are converted independently.

#### 17.5.6 enum lpadc\_hardware\_average\_mode\_t

It Selects how many ADC conversions are averaged to create the ADC result. An internal storage buffer is used to capture temporary results while the averaging iterations are executed.

## Enumerator

***kLPADC\_HardwareAverageCount1*** Single conversion.  
***kLPADC\_HardwareAverageCount2*** 2 conversions averaged.  
***kLPADC\_HardwareAverageCount4*** 4 conversions averaged.  
***kLPADC\_HardwareAverageCount8*** 8 conversions averaged.  
***kLPADC\_HardwareAverageCount16*** 16 conversions averaged.  
***kLPADC\_HardwareAverageCount32*** 32 conversions averaged.  
***kLPADC\_HardwareAverageCount64*** 64 conversions averaged.  
***kLPADC\_HardwareAverageCount128*** 128 conversions averaged.

### 17.5.7 enum lpadc\_sample\_time\_mode\_t

The shortest sample time maximizes conversion speed for lower impedance inputs. Extending sample time allows higher impedance inputs to be accurately sampled. Longer sample times can also be used to lower overall power consumption when command looping and sequencing is configured and high conversion rates are not required.

## Enumerator

***kLPADC\_SampleTimeADCK3*** 3 ADCK cycles total sample time.  
***kLPADC\_SampleTimeADCK5*** 5 ADCK cycles total sample time.  
***kLPADC\_SampleTimeADCK7*** 7 ADCK cycles total sample time.  
***kLPADC\_SampleTimeADCK11*** 11 ADCK cycles total sample time.  
***kLPADC\_SampleTimeADCK19*** 19 ADCK cycles total sample time.  
***kLPADC\_SampleTimeADCK35*** 35 ADCK cycles total sample time.  
***kLPADC\_SampleTimeADCK67*** 69 ADCK cycles total sample time.  
***kLPADC\_SampleTimeADCK131*** 131 ADCK cycles total sample time.

### 17.5.8 enum lpadc\_hardware\_compare\_mode\_t

After an ADC channel input is sampled and converted and any averaging iterations are performed, this mode setting guides operation of the automatic compare function to optionally only store when the compare operation is true. When compare is enabled, the conversion result is compared to the compare values.

## Enumerator

***kLPADC\_HardwareCompareDisabled*** Compare disabled.  
***kLPADC\_HardwareCompareStoreOnTrue*** Compare enabled. Store on true.  
***kLPADC\_HardwareCompareRepeatUntilTrue*** Compare enabled. Repeat channel acquisition until true.

### 17.5.9 enum lpadc\_conversion\_resolution\_mode\_t

Configure the resolution bit in specific conversion type. For detailed resolution accuracy, see to [lpadc\\_sample\\_channel\\_mode\\_t](#)

Enumerator

- kLPADC\_ConversionResolutionStandard*** Standard resolution. Single-ended 12-bit conversion, Differential 13-bit conversion with 2's complement output.
- kLPADC\_ConversionResolutionHigh*** High resolution. Single-ended 16-bit conversion; Differential 16-bit conversion with 2's complement output.

### 17.5.10 enum lpadc\_conversion\_average\_mode\_t

Configure the conversion average number for auto-calibration.

Enumerator

- kLPADC\_ConversionAverage1*** Single conversion.
- kLPADC\_ConversionAverage2*** 2 conversions averaged.
- kLPADC\_ConversionAverage4*** 4 conversions averaged.
- kLPADC\_ConversionAverage8*** 8 conversions averaged.
- kLPADC\_ConversionAverage16*** 16 conversions averaged.
- kLPADC\_ConversionAverage32*** 32 conversions averaged.
- kLPADC\_ConversionAverage64*** 64 conversions averaged.
- kLPADC\_ConversionAverage128*** 128 conversions averaged.

### 17.5.11 enum lpadc\_reference\_voltage\_source\_t

For detail information, need to check the SoC's specification.

Enumerator

- kLPADC\_ReferenceVoltageAlt1*** Option 1 setting.
- kLPADC\_ReferenceVoltageAlt2*** Option 2 setting.
- kLPADC\_ReferenceVoltageAlt3*** Option 3 setting.

### 17.5.12 enum lpadc\_power\_level\_mode\_t

Configures the ADC for power and performance. In the highest power setting the highest conversion rates will be possible. Refer to the device data sheet for power and performance capabilities for each setting.

## Enumerator

- kLPADC\_PowerLevelAlt1*** Lowest power setting.
- kLPADC\_PowerLevelAlt2*** Next lowest power setting.
- kLPADC\_PowerLevelAlt3*** ...
- kLPADC\_PowerLevelAlt4*** Highest power setting.

### 17.5.13 enum lpadc\_trigger\_priority\_policy\_t

This selection controls how higher priority triggers are handled.

## Enumerator

- kLPADC\_TriggerPriorityPreemptImmediately*** If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started.
- kLPADC\_TriggerPriorityPreemptSoftly*** If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated.
- kLPADC\_TriggerPriorityPreemptSubsequently*** If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger.

## 17.6 Function Documentation

### 17.6.1 void LPADC\_Init ( ADC\_Type \* *base*, const lpadc\_config\_t \* *config* )

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>config</i>	Pointer to configuration structure. See "lpadc_config_t".

### 17.6.2 void LPADC\_GetDefaultConfig ( lpadc\_config\_t \* *config* )

This function initializes the converter configuration structure with an available settings. The default values are:

```
* config->enableInDozeMode      = true;
* config->enableAnalogPreliminary = false;
* config->powerUpDelay           = 0x80;
* config->referenceVoltageSource  = kLPADC_ReferenceVoltageAlt1;
* config->powerLevelMode         = kLPADC_PowerLevelAlt1;
* config->triggerPriorityPolicy   = kLPADC_TriggerPriorityPreemptImmediately
```

```

;
* config->enableConvPause      = false;
* config->convPauseDelay       = 0U;
* config->FIFOWatermark        = 0U;
*

```

## Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

**17.6.3 void LPADC\_Deinit ( ADC\_Type \* *base* )**

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

**17.6.4 static void LPADC\_Enable ( ADC\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	switcher to the module.

**17.6.5 static void LPADC\_DoResetFIFO0 ( ADC\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

**17.6.6 static void LPADC\_DoResetFIFO1 ( ADC\_Type \* *base* ) [inline], [static]**



## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

### 17.6.7 static void LPADC\_DoResetConfig ( ADC\_Type \* *base* ) [inline], [static]

Reset all ADC internal logic and registers, except the Control Register (ADCx\_CTRL).

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

### 17.6.8 static uint32\_t LPADC\_GetStatusFlags ( ADC\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

## Returns

status flags' mask. See to [\\_lpadc\\_status\\_flags](#).

### 17.6.9 static void LPADC\_ClearStatusFlags ( ADC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Only the flags can be cleared by writing ADCx\_STATUS register would be cleared by this API.

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for flags to be cleared. See to <a href="#">_lpadc_status_flags</a> .

### 17.6.10 static uint32\_t LPADC\_GetTriggerStatusFlags ( ADC\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

## Returns

The OR'ed value of [\\_lpadc\\_trigger\\_status\\_flags](#).

**17.6.11 static void LPADC\_ClearTriggerStatusFlags ( ADC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	The mask of trigger status flags to be cleared, should be the OR'ed value of <a href="#">_lpadc_trigger_status_flags</a> .

**17.6.12 static void LPADC\_EnableInterrupts ( ADC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for interrupt events. See to <a href="#">_lpadc_interrupt_enable</a> .

**17.6.13 static void LPADC\_DisableInterrupts ( ADC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for interrupt events. See to <a href="#">_lpadc_interrupt_enable</a> .

**17.6.14 static void LPADC\_EnableFIFO0WatermarkDMA ( ADC\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	Switcher to the event.

**17.6.15 static void LPADC\_EnableFIFO1WatermarkDMA ( ADC\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	Switcher to the event.

**17.6.16 static uint32\_t LPADC\_GetConvResultCount ( ADC\_Type \* *base*, uint8\_t *index* ) [inline], [static]**

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>index</i>	Result FIFO index.

## Returns

The count of result kept in conversion FIFO.

**17.6.17 bool LPADC\_GetConvResult ( ADC\_Type \* *base*, lpadc\_conv\_result\_t \* *result*, uint8\_t *index* )**

param *base* LPADC peripheral base address. param *result* Pointer to structure variable that keeps the conversion result in conversion FIFO. param *index* Result FIFO index.

return Status whether FIFO entry is valid.

**17.6.18 void LPADC\_SetConvTriggerConfig ( ADC\_Type \* *base*, uint32\_t *triggerId*, const lpadc\_conv\_trigger\_config\_t \* *config* )**

Each programmable trigger can launch the conversion command in command buffer.

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerId</i>	ID for each trigger. Typically, the available value range is from 0.
<i>config</i>	Pointer to configuration structure. See to <a href="#">lpadc_conv_trigger_config_t</a> .

### 17.6.19 void LPADC\_GetDefaultConvTriggerConfig ( lpadc\_conv\_trigger\_config\_t \* *config* )

This function initializes the trigger's configuration structure with an available settings. The default values are:

```
* config->commandIdSource      = 0U;
* config->loopCountIndex      = 0U;
* config->triggerIdSource      = 0U;
* config->enableHardwareTrigger = false;
*
```

## Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

### 17.6.20 static void LPADC\_DoSoftwareTrigger ( ADC\_Type \* *base*, uint32\_t *triggerIdMask* ) [inline], [static]

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerIdMask</i>	Mask value for software trigger indexes, which count from zero.

### 17.6.21 void LPADC\_SetConvCommandConfig ( ADC\_Type \* *base*, uint32\_t *commandId*, const lpadc\_conv\_command\_config\_t \* *config* )

## Parameters

--	--

<i>base</i>	LPADC peripheral base address.
<i>commandId</i>	ID for command in command buffer. Typically, the available value range is 1 - 15.
<i>config</i>	Pointer to configuration structure. See to <a href="#">lpadc_conv_command_config_t</a> .

### 17.6.22 void LPADC\_GetDefaultConvCommandConfig ( lpadc\_conv\_command\_config\_t \* *config* )

This function initializes the conversion command's configuration structure with an available settings. The default values are:

```

* config->sampleScaleMode           = kLPADC_SampleFullScale;
* config->channelBScaleMode         = kLPADC_SampleFullScale;
* config->channelSampleMode         = kLPADC_SampleChannelSingleEndSideA
*
* config->channelNumber              = 0U;
* config->chainedNextCmdNumber       = 0U;
* config->enableAutoChannelIncrement = false;
* config->loopCount                  = 0U;
* config->hardwareAverageMode        = kLPADC_HardwareAverageCount1;
* config->sampleTimeMode             = kLPADC_SampleTimeADCK3;
* config->hardwareCompareMode        = kLPADC_HardwareCompareDisabled;
* config->hardwareCompareValueHigh   = 0U;
* config->hardwareCompareValueLow    = 0U;
* config->conversionResolutionMode   = kLPADC_ConversionResolutionStandard
*
* config->enableWaitTrigger           = false;
* config->enableChannelB              = false;
*

```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

### 17.6.23 static void LPADC\_SetOffsetValue ( ADC\_Type \* *base*, uint32\_t *valueA*, uint32\_t *valueB* ) [inline], [static]

Set the offset trim value for offset calibration manually.

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

<i>valueA</i>	Setting offset value A.
<i>valueB</i>	Setting offset value B.

## Note

In normal adc sequence, the values are automatically calculated by LPADC\_EnableOffset-Calibration.

#### 17.6.24 static void LPADC\_EnableOffsetCalibration ( ADC\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	switcher to the calibration function.

#### 17.6.25 void LPADC\_DoOffsetCalibration ( ADC\_Type \* *base* )

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

#### 17.6.26 void LPADC\_DoAutoCalibration ( ADC\_Type \* *base* )

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

#### 17.6.27 void LPADC\_PrepareAutoCalibration ( ADC\_Type \* *base* )

LPADC\_DoAutoCalibration has been split in two API to avoid to be stuck too long in the function.

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

**17.6.28 void LPADC\_FinishAutoCalibration ( ADC\_Type \* *base* )**

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

**17.6.29 void LPADC\_GetCalibrationValue ( ADC\_Type \* *base*,  
lpadc\_calibration\_value\_t \* *ptrCalibrationValue* )**

## Note

Please note the ADC will be disabled temporary.  
This function should be used after finish calibration.

## Parameters

<i>base</i>	LPADC peripheral base address.
<i>ptrCalibration-Value</i>	Pointer to <a href="#">lpadc_calibration_value_t</a> structure, this memory block should be always powered on even in low power modes.

**17.6.30 void LPADC\_SetCalibrationValue ( ADC\_Type \* *base*, const  
lpadc\_calibration\_value\_t \* *ptrCalibrationValue* )**

## Note

Please note the ADC will be disabled temporary.

## Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

<i>ptrCalibration-Value</i>	Pointer to <a href="#">lpadc_calibration_value_t</a> structure which contains ADC's calibration value.
-----------------------------	--------------------------------------------------------------------------------------------------------



## Chapter 18

# CRC: Cyclic Redundancy Check Driver

### 18.1 Overview

MCUXpresso SDK provides a peripheral driver for the Cyclic Redundancy Check (CRC) module of MCUXpresso SDK devices.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection. The CRC module provides three variants of polynomials, a programmable seed, and other parameters required to implement a 16-bit or 32-bit CRC standard.

### 18.2 CRC Driver Initialization and Configuration

[CRC\\_Init\(\)](#) function enables the clock for the CRC module in the LPC SYSCON block and fully (re-)configures the CRC module according to configuration structure. It also starts checksum computation by writing the seed.

The seed member of the configuration structure is the initial checksum for which new data can be added to. When starting new checksum computation, the seed should be set to the initial checksum per the CRC protocol specification. For continued checksum operation, the seed should be set to the intermediate checksum value as obtained from previous calls to [CRC\\_GetConfig\(\)](#) function. After [CRC\\_Init\(\)](#), one or multiple [CRC\\_WriteData\(\)](#) calls follow to update checksum with data, then [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#) follows to read the result. [CRC\\_Init\(\)](#) can be called as many times as required, which allows for runtime changes of the CRC protocol.

[CRC\\_GetDefaultConfig\(\)](#) function can be used to set the module configuration structure with parameters for CRC-16/CCITT-FALSE protocol.

[CRC\\_Deinit\(\)](#) function disables clock to the CRC module.

[CRC\\_Reset\(\)](#) performs hardware reset of the CRC module.

### 18.3 CRC Write Data

The [CRC\\_WriteData\(\)](#) function is used to add data to actual CRC. Internally it tries to use 32-bit reads and writes for all aligned data in the user buffer and it uses 8-bit reads and writes for all unaligned data in the user buffer. This function can update CRC with user supplied data chunks of arbitrary size, so one can update CRC byte by byte or with all bytes at once. Prior call of CRC configuration function [CRC\\_Init\(\)](#) fully specifies the CRC module configuration for [CRC\\_WriteData\(\)](#) call.

[CRC\\_WriteSeed\(\)](#) Write seed (initial checksum) to CRC module.

### 18.4 CRC Get Checksum

The [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#) function is used to read the CRC module checksum register. The bit reverse and 1's complement operations are already applied to the result if previously

configured. Use [CRC\\_GetConfig\(\)](#) function to get the actual checksum without bit reverse and 1's complement applied so it can be used as seed when resuming calculation later.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get final checksum.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / ... / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get final checksum.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_GetConfig\(\)](#) to get intermediate checksum to be used as seed value in future.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / ... / [CRC\\_WriteData\(\)](#) / [CRC\\_GetConfig\(\)](#) to get intermediate checksum.

## 18.5 Comments about API usage in RTOS

If multiple RTOS tasks share the CRC module to compute checksums with different data and/or protocols, the following needs to be implemented by the user:

The triplets

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#) or [CRC\\_GetConfig\(\)](#)

Should be protected by RTOS mutex to protect CRC module against concurrent accesses from different tasks. For example: Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc`

## Files

- file [fsl\\_crc.h](#)

## Data Structures

- struct [crc\\_config\\_t](#)  
*CRC protocol configuration. [More...](#)*

## Macros

- #define [CRC\\_DRIVER\\_USE\\_CRC16\\_CCITT\\_FALSE\\_AS\\_DEFAULT](#) 1  
*Default configuration structure filled by [CRC\\_GetDefaultConfig\(\)](#).*

## Enumerations

- enum [crc\\_polynomial\\_t](#) {  
    [kCRC\\_Polynomial\\_CRC\\_CCITT](#) = 0U,  
    [kCRC\\_Polynomial\\_CRC\\_16](#) = 1U,  
    [kCRC\\_Polynomial\\_CRC\\_32](#) = 2U }  
*CRC polynomials to use.*

## Functions

- void [CRC\\_Init](#) (CRC\_Type \*base, const [crc\\_config\\_t](#) \*config)  
*Enables and configures the CRC peripheral module.*
- static void [CRC\\_Deinit](#) (CRC\_Type \*base)  
*Disables the CRC peripheral module.*
- void [CRC\\_Reset](#) (CRC\_Type \*base)  
*resets CRC peripheral module.*
- void [CRC\\_WriteSeed](#) (CRC\_Type \*base, uint32\_t seed)  
*Write seed to CRC peripheral module.*
- void [CRC\\_GetDefaultConfig](#) ([crc\\_config\\_t](#) \*config)  
*Loads default values to CRC protocol configuration structure.*
- void [CRC\\_GetConfig](#) (CRC\_Type \*base, [crc\\_config\\_t](#) \*config)  
*Loads actual values configured in CRC peripheral to CRC protocol configuration structure.*
- void [CRC\\_WriteData](#) (CRC\_Type \*base, const uint8\_t \*data, size\_t dataSize)  
*Writes data to the CRC module.*
- static uint32\_t [CRC\\_Get32bitResult](#) (CRC\_Type \*base)  
*Reads 32-bit checksum from the CRC module.*
- static uint16\_t [CRC\\_Get16bitResult](#) (CRC\_Type \*base)  
*Reads 16-bit checksum from the CRC module.*

## Driver version

- #define [FSL\\_CRC\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 1))  
*CRC driver version.*

## 18.6 Data Structure Documentation

### 18.6.1 struct [crc\\_config\\_t](#)

This structure holds the configuration for the CRC protocol.

## Data Fields

- [crc\\_polynomial\\_t](#) [polynomial](#)  
*CRC polynomial.*
- bool [reverseIn](#)  
*Reverse bits on input.*
- bool [complementIn](#)  
*Perform 1's complement on input.*
- bool [reverseOut](#)  
*Reverse bits on output.*
- bool [complementOut](#)  
*Perform 1's complement on output.*
- uint32\_t [seed](#)  
*Starting checksum value.*

## Field Documentation

- (1) `crc_polynomial_t crc_config_t::polynomial`
- (2) `bool crc_config_t::reverseIn`
- (3) `bool crc_config_t::complementIn`
- (4) `bool crc_config_t::reverseOut`
- (5) `bool crc_config_t::complementOut`
- (6) `uint32_t crc_config_t::seed`

## 18.7 Macro Definition Documentation

### 18.7.1 `#define FSL_CRC_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`

Version 2.1.1.

Current version: 2.1.1

Change log:

- Version 2.0.0
  - initial version
- Version 2.0.1
  - add explicit type cast when writing to WR\_DATA
- Version 2.0.2
  - Fix MISRA issue
- Version 2.1.0
  - Add CRC\_WriteSeed function
- Version 2.1.1
  - Fix MISRA issue

### 18.7.2 `#define CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT 1`

Uses CRC-16/CCITT-FALSE as default.

## 18.8 Enumeration Type Documentation

### 18.8.1 `enum crc_polynomial_t`

Enumerator

*kCRC\_Polynomial\_CRC\_CCITT*  $x^{16}+x^{12}+x^5+1$

*kCRC\_Polynomial\_CRC\_16*  $x^{16}+x^{15}+x^2+1$

*kCRC\_Polynomial\_CRC\_32*  $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$

## 18.9 Function Documentation

### 18.9.1 void CRC\_Init ( CRC\_Type \* *base*, const crc\_config\_t \* *config* )

This functions enables the CRC peripheral clock in the LPC SYSCON block. It also configures the CRC engine and starts checksum computation by writing the seed.

## Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC module configuration structure.

**18.9.2 static void CRC\_Deinit ( CRC\_Type \* *base* ) [inline], [static]**

This functions disables the CRC peripheral clock in the LPC SYSCON block.

## Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

**18.9.3 void CRC\_Reset ( CRC\_Type \* *base* )**

## Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

**18.9.4 void CRC\_WriteSeed ( CRC\_Type \* *base*, uint32\_t *seed* )**

## Parameters

<i>base</i>	CRC peripheral address.
<i>seed</i>	CRC Seed value.

**18.9.5 void CRC\_GetDefaultConfig ( crc\_config\_t \* *config* )**

Loads default values to CRC protocol configuration structure. The default values are:

```
* config->polynomial = kCRC_Polynomial_CRC_CCITT;
* config->reverseIn = false;
* config->complementIn = false;
* config->reverseOut = false;
* config->complementOut = false;
* config->seed = 0xFFFFU;
*
```

Parameters

<i>config</i>	CRC protocol configuration structure
---------------	--------------------------------------

### 18.9.6 void CRC\_GetConfig ( CRC\_Type \* *base*, crc\_config\_t \* *config* )

The values, including seed, can be used to resume CRC calculation later.

Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC protocol configuration structure

### 18.9.7 void CRC\_WriteData ( CRC\_Type \* *base*, const uint8\_t \* *data*, size\_t *dataSize* )

Writes input data buffer bytes to CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
<i>data</i>	Input data stream, MSByte in data[0].
<i>dataSize</i>	Size of the input data buffer in bytes.

### 18.9.8 static uint32\_t CRC\_Get32bitResult ( CRC\_Type \* *base* ) [inline], [static]

Reads CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

final 32-bit checksum, after configured bit reverse and complement operations.

**18.9.9** `static uint16_t CRC_Get16bitResult ( CRC_Type * base ) [inline],  
[static]`

Reads CRC data register.



## Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

## Returns

final 16-bit checksum, after configured bit reverse and complement operations.

## Chapter 19

# DMA: Direct Memory Access Controller Driver

### 19.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Direct Memory Access (DMA) of MCU-Xpresso SDK devices.

### 19.2 Typical use case

#### 19.2.1 DMA Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/dma`

### Files

- file [fsl\\_dma.h](#)

### Data Structures

- struct [dma\\_descriptor\\_t](#)  
*DMA descriptor structure. [More...](#)*
- struct [dma\\_xfercfg\\_t](#)  
*DMA transfer configuration. [More...](#)*
- struct [dma\\_channel\\_trigger\\_t](#)  
*DMA channel trigger. [More...](#)*
- struct [dma\\_channel\\_config\\_t](#)  
*DMA channel trigger. [More...](#)*
- struct [dma\\_transfer\\_config\\_t](#)  
*DMA transfer configuration. [More...](#)*
- struct [dma\\_handle\\_t](#)  
*DMA transfer handle structure. [More...](#)*

### Macros

- #define [DMA\\_MAX\\_TRANSFER\\_COUNT](#) 0x400U  
*DMA max transfer size.*
- #define [FSL\\_FEATURE\\_DMA\\_LINK\\_DESCRIPTOR\\_ALIGN\\_SIZE](#) (16U)  
*DMA channel numbers.*
- #define [DMA\\_ALLOCATE\\_HEAD\\_DESCRIPTOR](#)(name, number) SDK\_ALIGN([dma\\_descriptor\\_t](#) name[number], FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZE)  
*DMA head descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.*
- #define [DMA\\_ALLOCATE\\_HEAD\\_DESCRIPTOR\\_AT\\_NONCACHEABLE](#)(name, number) AT\_NONCACHEABLE\_SECTION\_ALIGN([dma\\_descriptor\\_t](#) name[number], FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZE)

DMA head descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.

- #define `DMA_ALLOCATE_LINK_DESCRIPTOR`(name, number) SDK\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)  
DMA link descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.
- #define `DMA_ALLOCATE_LINK_DESCRIPTOR_AT_NONCACHEABLE`(name, number) AT\_NONCACHEABLE\_SECTION\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)  
DMA link descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.
- #define `DMA_ALLOCATE_DATA_TRANSFER_BUFFER`(name, width) SDK\_ALIGN(name, width)  
DMA transfer buffer address need to align with the transfer width.
- #define `DMA_COMMON_REG_GET`(base, channel, reg) (((volatile uint32\_t \*)&((base)->COMMON[0].reg)))[DMA\_CHANNEL\_GROUP(channel)]  
DMA linked descriptor address align size.
- #define `DMA_DESCRIPTOR_END_ADDRESS`(start, inc, bytes, width) ((uint32\_t \*)((uint32\_t)(start) + (inc) \* (bytes) - (inc) \* (width)))  
DMA descriptor end address calculate.

## Typedefs

- typedef void(\* `dma_callback` )(struct \_dma\_handle \*handle, void \*userData, bool transferDone, uint32\_t intmode)  
Define Callback function for DMA.

## Enumerations

- enum { `kStatus_DMA_Busy` = MAKE\_STATUS(kStatusGroup\_DMA, 0) }  
\_dma\_transfer\_status DMA transfer status
- enum {  
    `kDMA_AddressInterleave0xWidth` = 0U,  
    `kDMA_AddressInterleave1xWidth` = 1U,  
    `kDMA_AddressInterleave2xWidth` = 2U,  
    `kDMA_AddressInterleave4xWidth` = 4U }  
\_dma\_addr\_interleave\_size dma address interleave size
- enum {  
    `kDMA_Transfer8BitWidth` = 1U,  
    `kDMA_Transfer16BitWidth` = 2U,  
    `kDMA_Transfer32BitWidth` = 4U }  
\_dma\_transfer\_width dma transfer width
- enum `dma_priority_t` {

```

kDMA_ChannelPriority0 = 0,
kDMA_ChannelPriority1,
kDMA_ChannelPriority2,
kDMA_ChannelPriority3,
kDMA_ChannelPriority4,
kDMA_ChannelPriority5,
kDMA_ChannelPriority6,
kDMA_ChannelPriority7 }
    DMA channel priority.
• enum dma_irq_t {
    kDMA_IntA,
    kDMA_IntB,
    kDMA_IntError }
    DMA interrupt flags.
• enum dma_trigger_type_t {
    kDMA_NoTrigger = 0,
    kDMA_LowLevelTrigger = DMA_CHANNEL_CFG_HWTRIGEN(1) | DMA_CHANNEL_CFG-
    _TRIGTYPE(1),
    kDMA_HighLevelTrigger,
    kDMA_FallingEdgeTrigger = DMA_CHANNEL_CFG_HWTRIGEN(1),
    kDMA_RisingEdgeTrigger }
    DMA trigger type.
• enum {
    kDMA_BurstSize1 = 0U,
    kDMA_BurstSize2 = 1U,
    kDMA_BurstSize4 = 2U,
    kDMA_BurstSize8 = 3U,
    kDMA_BurstSize16 = 4U,
    kDMA_BurstSize32 = 5U,
    kDMA_BurstSize64 = 6U,
    kDMA_BurstSize128 = 7U,
    kDMA_BurstSize256 = 8U,
    kDMA_BurstSize512 = 9U,
    kDMA_BurstSize1024 = 10U }
    _dma_burst_size DMA burst size
• enum dma_trigger_burst_t {

```

```

kDMA_SingleTransfer = 0,
kDMA_LevelBurstTransfer = DMA_CHANNEL_CFG_TRIGBURST(1),
kDMA_EdgeBurstTransfer1 = DMA_CHANNEL_CFG_TRIGBURST(1),
kDMA_EdgeBurstTransfer2,
kDMA_EdgeBurstTransfer4,
kDMA_EdgeBurstTransfer8,
kDMA_EdgeBurstTransfer16,
kDMA_EdgeBurstTransfer32,
kDMA_EdgeBurstTransfer64,
kDMA_EdgeBurstTransfer128,
kDMA_EdgeBurstTransfer256,
kDMA_EdgeBurstTransfer512,
kDMA_EdgeBurstTransfer1024 }
    DMA trigger burst.
• enum dma_burst_wrap_t {
    kDMA_NoWrap = 0,
    kDMA_SrcWrap = DMA_CHANNEL_CFG_SRCBURSTWRAP(1),
    kDMA_DstWrap = DMA_CHANNEL_CFG_DSTBURSTWRAP(1),
    kDMA_SrcAndDstWrap }
    DMA burst wrapping.
• enum dma_transfer_type_t {
    kDMA_MemoryToMemory = 0x0U,
    kDMA_PeripheralToMemory,
    kDMA_MemoryToPeripheral,
    kDMA_StaticToStatic }
    DMA transfer type.

```

## Driver version

- #define **FSL\_DMA\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 5, 0))  
*DMA driver version.*

## DMA initialization and De-initialization

- void **DMA\_Init** (DMA\_Type \*base)  
*Initializes DMA peripheral.*
- void **DMA\_Deinit** (DMA\_Type \*base)  
*Deinitializes DMA peripheral.*
- void **DMA\_InstallDescriptorMemory** (DMA\_Type \*base, void \*addr)  
*Install DMA descriptor memory.*

## DMA Channel Operation

- static bool **DMA\_ChannelIsActive** (DMA\_Type \*base, uint32\_t channel)  
*Return whether DMA channel is processing transfer.*
- static bool **DMA\_ChannelIsBusy** (DMA\_Type \*base, uint32\_t channel)  
*Return whether DMA channel is busy.*
- static void **DMA\_EnableChannelInterrupts** (DMA\_Type \*base, uint32\_t channel)

- *Enables the interrupt source for the DMA transfer.*  
static void [DMA\\_DisableChannelInterrupts](#) (DMA\_Type \*base, uint32\_t channel)
- *Disables the interrupt source for the DMA transfer.*  
static void [DMA\\_EnableChannel](#) (DMA\_Type \*base, uint32\_t channel)
- *Enable DMA channel.*  
static void [DMA\\_DisableChannel](#) (DMA\_Type \*base, uint32\_t channel)
- *Disable DMA channel.*  
static void [DMA\\_EnableChannelPeriphRq](#) (DMA\_Type \*base, uint32\_t channel)
- *Set PERIPHREQEN of channel configuration register.*  
static void [DMA\\_DisableChannelPeriphRq](#) (DMA\_Type \*base, uint32\_t channel)
- *Get PERIPHREQEN value of channel configuration register.*  
void [DMA\\_ConfigureChannelTrigger](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_channel\\_trigger\\_t](#) \*trigger)
- *Set trigger settings of DMA channel.*  
void [DMA\\_SetChannelConfig](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_channel\\_trigger\\_t](#) \*trigger, bool isPeriph)
- *set channel config.*  
static uint32\_t [DMA\\_SetChannelXferConfig](#) (bool reload, bool clrTrig, bool intA, bool intB, uint8\_t width, uint8\_t srcInc, uint8\_t dstInc, uint32\_t bytes)
- *DMA channel xfer transfer configurations.*  
uint32\_t [DMA\\_GetRemainingBytes](#) (DMA\_Type \*base, uint32\_t channel)
- *Gets the remaining bytes of the current DMA descriptor transfer.*  
static void [DMA\\_SetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_priority\\_t](#) priority)
- *Set priority of channel configuration register.*  
static [dma\\_priority\\_t](#) [DMA\\_GetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel)
- *Get priority of channel configuration register.*  
static void [DMA\\_SetChannelConfigValid](#) (DMA\_Type \*base, uint32\_t channel)
- *Set channel configuration valid.*  
static void [DMA\\_DoChannelSoftwareTrigger](#) (DMA\_Type \*base, uint32\_t channel)
- *Do software trigger for the channel.*  
static void [DMA\\_LoadChannelTransferConfig](#) (DMA\_Type \*base, uint32\_t channel, uint32\_t xfer)
- *Load channel transfer configurations.*  
void [DMA\\_CreateDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, [dma\\_xfercfg\\_t](#) \*xfercfg, void \*srcAddr, void \*dstAddr, void \*nextDesc)
- *Create application specific DMA descriptor to be used in a chain in transfer.*  
void [DMA\\_SetupDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, uint32\_t xfercfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc)
- *setup dma descriptor*  
void [DMA\\_SetupChannelDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, uint32\_t xfercfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc, [dma\\_burst\\_wrap\\_t](#) wrapType, uint32\_t burstSize)
- *setup dma channel descriptor*  
void [DMA\\_LoadChannelDescriptor](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_descriptor\\_t](#) \*descriptor)
- *load channel transfer decriptor.*

## DMA Transactional Operation

- void [DMA\\_AbortTransfer](#) ([dma\\_handle\\_t](#) \*handle)  
*Abort running transfer by handle.*
- void [DMA\\_CreateHandle](#) ([dma\\_handle\\_t](#) \*handle, DMA\_Type \*base, uint32\_t channel)

- *Creates the DMA handle.*
- void [DMA\\_SetCallback](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_callback](#) callback, void \*userData)
- *Installs a callback function for the DMA transfer.*
- void [DMA\\_PrepareTransfer](#) ([dma\\_transfer\\_config\\_t](#) \*config, void \*srcAddr, void \*dstAddr, uint32\_t byteWidth, uint32\_t transferBytes, [dma\\_transfer\\_type\\_t](#) type, void \*nextDesc)
- *Prepares the DMA transfer structure.*
- void [DMA\\_PrepareChannelTransfer](#) ([dma\\_channel\\_config\\_t](#) \*config, void \*srcStartAddr, void \*dstStartAddr, uint32\_t xferCfg, [dma\\_transfer\\_type\\_t](#) type, [dma\\_channel\\_trigger\\_t](#) \*trigger, void \*nextDesc)
- *Prepare channel transfer configurations.*
- [status\\_t](#) [DMA\\_SubmitTransfer](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_transfer\\_config\\_t](#) \*config)
- *Submits the DMA transfer request.*
- void [DMA\\_SubmitChannelTransferParameter](#) ([dma\\_handle\\_t](#) \*handle, uint32\_t xferCfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc)
- *Submit channel transfer paramter directly.*
- void [DMA\\_SubmitChannelDescriptor](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_descriptor\\_t](#) \*descriptor)
- *Submit channel descriptor.*
- [status\\_t](#) [DMA\\_SubmitChannelTransfer](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_channel\\_config\\_t](#) \*config)
- *Submits the DMA channel transfer request.*
- void [DMA\\_StartTransfer](#) ([dma\\_handle\\_t](#) \*handle)
- *DMA start transfer.*
- void [DMA\\_IRQHandle](#) ([DMA\\_Type](#) \*base)
- *DMA IRQ handler for descriptor transfer complete.*

## 19.3 Data Structure Documentation

### 19.3.1 struct dma\_descriptor\_t

#### Data Fields

- volatile uint32\_t [xfercfg](#)
- *Transfer configuration.*
- void \* [srcEndAddr](#)
- *Last source address of DMA transfer.*
- void \* [dstEndAddr](#)
- *Last destination address of DMA transfer.*
- void \* [linkToNextDesc](#)
- *Address of next DMA descriptor in chain.*

### 19.3.2 struct dma\_xfercfg\_t

#### Data Fields

- bool [valid](#)
- *Descriptor is ready to transfer.*
- bool [reload](#)
- *Reload channel configuration register after current descriptor is exhausted.*
- bool [swtrig](#)

- *Perform software trigger.*
- bool [clrtrig](#)
- *Clear trigger.*
- bool [intA](#)
- *Raises IRQ when transfer is done and set IRQA status register flag.*
- bool [intB](#)
- *Raises IRQ when transfer is done and set IRQB status register flag.*
- uint8\_t [byteWidth](#)
- *Byte width of data to transfer.*
- uint8\_t [srcInc](#)
- *Increment source address by 'srcInc' x 'byteWidth'.*
- uint8\_t [dstInc](#)
- *Increment destination address by 'dstInc' x 'byteWidth'.*
- uint16\_t [transferCount](#)
- *Number of transfers.*

### Field Documentation

#### (1) bool dma\_xfercfg\_t::swtrig

Transfer if fired when 'valid' is set

### 19.3.3 struct dma\_channel\_trigger\_t

#### Data Fields

- [dma\\_trigger\\_type\\_t](#) type
- *Select hardware trigger as edge triggered or level triggered.*
- [dma\\_trigger\\_burst\\_t](#) burst
- *Select whether hardware triggers cause a single or burst transfer.*
- [dma\\_burst\\_wrap\\_t](#) wrap
- *Select wrap type, source wrap or dest wrap, or both.*

### Field Documentation

#### (1) dma\_trigger\_type\_t dma\_channel\_trigger\_t::type

#### (2) dma\_trigger\_burst\_t dma\_channel\_trigger\_t::burst

#### (3) dma\_burst\_wrap\_t dma\_channel\_trigger\_t::wrap

### 19.3.4 struct dma\_channel\_config\_t

#### Data Fields

- void \* [srcStartAddr](#)
- *Source data address.*
- void \* [dstStartAddr](#)



- *Destination data address.*
- void \* [nextDesc](#)
- *Chain custom descriptor.*
- uint32\_t [xferCfg](#)
- *channel transfer configurations*
- [dma\\_channel\\_trigger\\_t](#) \* [trigger](#)
- *DMA trigger type.*
- bool [isPeriph](#)
- *select the request type*

### 19.3.5 struct dma\_transfer\_config\_t

#### Data Fields

- uint8\_t \* [srcAddr](#)
- *Source data address.*
- uint8\_t \* [dstAddr](#)
- *Destination data address.*
- uint8\_t \* [nextDesc](#)
- *Chain custom descriptor.*
- [dma\\_xfercfg\\_t](#) [xfercfg](#)
- *Transfer options.*
- bool [isPeriph](#)
- *DMA transfer is driven by peripheral.*

### 19.3.6 struct dma\_handle\_t

#### Data Fields

- [dma\\_callback](#) [callback](#)
- *Callback function.*
- void \* [userData](#)
- *Callback function parameter.*
- DMA\_Type \* [base](#)
- *DMA peripheral base address.*
- uint8\_t [channel](#)
- *DMA channel number.*

#### Field Documentation

##### (1) [dma\\_callback](#) [dma\\_handle\\_t::callback](#)

Invoked when transfer of descriptor with interrupt flag finishes

## 19.4 Macro Definition Documentation

### 19.4.1 #define FSL\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 5, 0))

Version 2.5.0.

### 19.4.2 #define FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE (16U)

DMA head link descriptor table align size

### 19.4.3 #define DMA\_ALLOCATE\_HEAD\_DESCRIPTOR(*name*, *number*) SDK\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZE)

Parameters

<i>name</i>	Allocate descriptor name.
<i>number</i>	Number of descriptor to be allocated.

### 19.4.4 #define DMA\_ALLOCATE\_HEAD\_DESCRIPTOR\_AT\_NONCACHEABLE(*name*, *number*) AT\_NONCACHEABLE\_SECTION\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZE)

Parameters

<i>name</i>	Allocate descriptor name.
<i>number</i>	Number of descriptor to be allocated.

### 19.4.5 #define DMA\_ALLOCATE\_LINK\_DESCRIPTOR(*name*, *number*) SDK\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)

Parameters

<i>name</i>	Allocate decriptor name.
<i>number</i>	Number of descriptor to be allocated.

**19.4.6 #define DMA\_ALLOCATE\_LINK\_DESCRIPTOR\_AT\_NONCACHEABLE(*name*, *number*)** AT\_NONCACHEABLE\_SECTION\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)

Parameters

<i>name</i>	Allocate decriptor name.
<i>number</i>	Number of descriptor to be allocated.

**19.4.7 #define DMA\_DESCRIPTOR\_END\_ADDRESS( *start*, *inc*, *bytes*, *width* )** ((uint32\_t \*)((uint32\_t)(start) + (inc) \* (bytes) - (inc) \* (width)))

Parameters

<i>start</i>	start address
<i>inc</i>	address interleave size
<i>bytes</i>	transfer bytes
<i>width</i>	transfer width

## 19.5 Typedef Documentation

**19.5.1 typedef void(\* dma\_callback)(struct \_dma\_handle \*handle, void \*userData, bool transferDone, uint32\_t intmode)**

## 19.6 Enumeration Type Documentation

### 19.6.1 anonymous enum

Enumerator

***kStatus\_DMA\_Busy*** Channel is busy and can't handle the transfer request.

### 19.6.2 anonymous enum

Enumerator

***kDMA\_AddressInterleave0xWidth*** dma source/destination address no interleave  
***kDMA\_AddressInterleave1xWidth*** dma source/destination address interleave 1xwidth  
***kDMA\_AddressInterleave2xWidth*** dma source/destination address interleave 2xwidth  
***kDMA\_AddressInterleave4xWidth*** dma source/destination address interleave 3xwidth

### 19.6.3 anonymous enum

Enumerator

***kDMA\_Transfer8BitWidth*** dma channel transfer bit width is 8 bit  
***kDMA\_Transfer16BitWidth*** dma channel transfer bit width is 16 bit  
***kDMA\_Transfer32BitWidth*** dma channel transfer bit width is 32 bit

### 19.6.4 enum dma\_priority\_t

Enumerator

***kDMA\_ChannelPriority0*** Highest channel priority - priority 0.  
***kDMA\_ChannelPriority1*** Channel priority 1.  
***kDMA\_ChannelPriority2*** Channel priority 2.  
***kDMA\_ChannelPriority3*** Channel priority 3.  
***kDMA\_ChannelPriority4*** Channel priority 4.  
***kDMA\_ChannelPriority5*** Channel priority 5.  
***kDMA\_ChannelPriority6*** Channel priority 6.  
***kDMA\_ChannelPriority7*** Lowest channel priority - priority 7.

### 19.6.5 enum dma\_irq\_t

Enumerator

***kDMA\_IntA*** DMA interrupt flag A.  
***kDMA\_IntB*** DMA interrupt flag B.  
***kDMA\_IntError*** DMA interrupt flag error.

### 19.6.6 enum dma\_trigger\_type\_t

Enumerator

***kDMA\_NoTrigger*** Trigger is disabled.

***kDMA\_LowLevelTrigger*** Low level active trigger.  
***kDMA\_HighLevelTrigger*** High level active trigger.  
***kDMA\_FallingEdgeTrigger*** Falling edge active trigger.  
***kDMA\_RisingEdgeTrigger*** Rising edge active trigger.

### 19.6.7 anonymous enum

Enumerator

***kDMA\_BurstSize1*** burst size 1 transfer  
***kDMA\_BurstSize2*** burst size 2 transfer  
***kDMA\_BurstSize4*** burst size 4 transfer  
***kDMA\_BurstSize8*** burst size 8 transfer  
***kDMA\_BurstSize16*** burst size 16 transfer  
***kDMA\_BurstSize32*** burst size 32 transfer  
***kDMA\_BurstSize64*** burst size 64 transfer  
***kDMA\_BurstSize128*** burst size 128 transfer  
***kDMA\_BurstSize256*** burst size 256 transfer  
***kDMA\_BurstSize512*** burst size 512 transfer  
***kDMA\_BurstSize1024*** burst size 1024 transfer

### 19.6.8 enum dma\_trigger\_burst\_t

Enumerator

***kDMA\_SingleTransfer*** Single transfer.  
***kDMA\_LevelBurstTransfer*** Burst transfer driven by level trigger.  
***kDMA\_EdgeBurstTransfer1*** Perform 1 transfer by edge trigger.  
***kDMA\_EdgeBurstTransfer2*** Perform 2 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer4*** Perform 4 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer8*** Perform 8 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer16*** Perform 16 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer32*** Perform 32 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer64*** Perform 64 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer128*** Perform 128 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer256*** Perform 256 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer512*** Perform 512 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer1024*** Perform 1024 transfers by edge trigger.

### 19.6.9 enum dma\_burst\_wrap\_t

Enumerator

***kDMA\_NoWrap*** Wrapping is disabled.  
***kDMA\_SrcWrap*** Wrapping is enabled for source.  
***kDMA\_DstWrap*** Wrapping is enabled for destination.  
***kDMA\_SrcAndDstWrap*** Wrapping is enabled for source and destination.

### 19.6.10 enum dma\_transfer\_type\_t

Enumerator

***kDMA\_MemoryToMemory*** Transfer from memory to memory (increment source and destination)  
***kDMA\_PeripheralToMemory*** Transfer from peripheral to memory (increment only destination)  
***kDMA\_MemoryToPeripheral*** Transfer from memory to peripheral (increment only source)  
***kDMA\_StaticToStatic*** Peripheral to static memory (do not increment source or destination)

## 19.7 Function Documentation

### 19.7.1 void DMA\_Init ( DMA\_Type \* *base* )

This function enable the DMA clock, set descriptor table and enable DMA peripheral.

Parameters

<i>base</i>	DMA peripheral base address.
-------------	------------------------------

### 19.7.2 void DMA\_Deinit ( DMA\_Type \* *base* )

This function gates the DMA clock.

Parameters

<i>base</i>	DMA peripheral base address.
-------------	------------------------------

### 19.7.3 void DMA\_InstallDescriptorMemory ( DMA\_Type \* *base*, void \* *addr* )

This function used to register DMA descriptor memory for linked transfer, a typical case is ping pong transfer which will request more than one DMA descriptor memory space, although current DMA driver has a default DMA descriptor buffer, but it support one DMA descriptor for one channel only.

## Parameters

<i>base</i>	DMA base address.
<i>addr</i>	DMA descriptor address

#### 19.7.4 static bool DMA\_ChannellsActive ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

## Returns

True for active state, false otherwise.

#### 19.7.5 static bool DMA\_ChannellsBusy ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

## Returns

True for busy state, false otherwise.

#### 19.7.6 static void DMA\_EnableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

### 19.7.7 static void DMA\_DisableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

### 19.7.8 static void DMA\_EnableChannel ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

### 19.7.9 static void DMA\_DisableChannel ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

### 19.7.10 static void DMA\_EnableChannelPeriphRq ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]



## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

**19.7.11** `static void DMA_DisableChannelPeriphRq ( DMA_Type * base, uint32_t channel ) [inline], [static]`

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

## Returns

True for enabled PeriphRq, false for disabled.

**19.7.12** `void DMA_ConfigureChannelTrigger ( DMA_Type * base, uint32_t channel, dma_channel_trigger_t * trigger )`

**Deprecated** Do not use this function. It has been supersceded by [DMA\\_SetChannelConfig](#).

## Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.
<i>trigger</i>	trigger configuration.

**19.7.13** `void DMA_SetChannelConfig ( DMA_Type * base, uint32_t channel, dma_channel_trigger_t * trigger, bool isPeriph )`

This function provide a interface to configure channel configuration registers.

## Parameters

<i>base</i>	DMA base address.
<i>channel</i>	DMA channel number.
<i>trigger</i>	channel configurations structure.
<i>isPeriph</i>	true is periph request, false is not.

**19.7.14** `static uint32_t DMA_SetChannelXferConfig ( bool reload, bool clrTrig, bool intA, bool intB, uint8_t width, uint8_t srcInc, uint8_t dstInc, uint32_t bytes ) [inline], [static]`

## Parameters

<i>reload</i>	true is reload link descriptor after current exhaust, false is not
<i>clrTrig</i>	true is clear trigger status, wait software trigger, false is not
<i>intA</i>	enable interruptA
<i>intB</i>	enable interruptB
<i>width</i>	transfer width
<i>srcInc</i>	source address interleave size
<i>dstInc</i>	destination address interleave size
<i>bytes</i>	transfer bytes

## Returns

The vaule of xfer config

**19.7.15** `uint32_t DMA_GetRemainingBytes ( DMA_Type * base, uint32_t channel )`

## Parameters

<i>base</i>	DMA peripheral base address.
-------------	------------------------------

<i>channel</i>	DMA channel number.
----------------	---------------------

Returns

The number of bytes which have not been transferred yet.

**19.7.16 static void DMA\_SetChannelPriority ( DMA\_Type \* *base*, uint32\_t *channel*, dma\_priority\_t *priority* ) [inline], [static]**

Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.
<i>priority</i>	Channel priority value.

**19.7.17 static dma\_priority\_t DMA\_GetChannelPriority ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

Returns

Channel priority value.

**19.7.18 static void DMA\_SetChannelConfigValid ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

**19.7.19 static void DMA\_DoChannelSoftwareTrigger ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

**19.7.20 static void DMA\_LoadChannelTransferConfig ( DMA\_Type \* *base*, uint32\_t *channel*, uint32\_t *xfer* ) [inline], [static]**

Parameters

<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.
<i>xfer</i>	transfer configurations.

**19.7.21 void DMA\_CreateDescriptor ( dma\_descriptor\_t \* *desc*, dma\_xfercfg\_t \* *xfercfg*, void \* *srcAddr*, void \* *dstAddr*, void \* *nextDesc* )**

**Deprecated** Do not use this function. It has been superceded by [DMA\\_SetupDescriptor](#).

Parameters

<i>desc</i>	DMA descriptor address.
<i>xfercfg</i>	Transfer configuration for DMA descriptor.
<i>srcAddr</i>	Address of last item to transmit

<i>dstAddr</i>	Address of last item to receive.
<i>nextDesc</i>	Address of next descriptor in chain.

### 19.7.22 void DMA\_SetupDescriptor ( dma\_descriptor\_t \* *desc*, uint32\_t *xfercfg*, void \* *srcStartAddr*, void \* *dstStartAddr*, void \* *nextDesc* )

Note: This function do not support configure wrap descriptor.

Parameters

<i>desc</i>	DMA descriptor address.
<i>xfercfg</i>	Transfer configuration for DMA descriptor.
<i>srcStartAddr</i>	Start address of source address.
<i>dstStartAddr</i>	Start address of destination address.
<i>nextDesc</i>	Address of next descriptor in chain.

### 19.7.23 void DMA\_SetupChannelDescriptor ( dma\_descriptor\_t \* *desc*, uint32\_t *xfercfg*, void \* *srcStartAddr*, void \* *dstStartAddr*, void \* *nextDesc*, dma\_burst\_wrap\_t *wrapType*, uint32\_t *burstSize* )

Note: This function support configure wrap descriptor.

Parameters

<i>desc</i>	DMA descriptor address.
<i>xfercfg</i>	Transfer configuration for DMA descriptor.
<i>srcStartAddr</i>	Start address of source address.
<i>dstStartAddr</i>	Start address of destination address.
<i>nextDesc</i>	Address of next descriptor in chain.
<i>wrapType</i>	burst wrap type.
<i>burstSize</i>	burst size, reference <code>_dma_burst_size</code> .

### 19.7.24 void DMA\_LoadChannelDescriptor ( DMA\_Type \* *base*, uint32\_t *channel*, dma\_descriptor\_t \* *descriptor* )

This function can be used to load descriptor to driver internal channel descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

1. for the polling transfer, application can allocate a local descriptor memory table to prepare a descriptor firstly and then call this api to load the configured descriptor to driver descriptor table.

```
* DMA_Init(DMA0);
* DMA_EnableChannel(DMA0, DEMO_DMA_CHANNEL);
* DMA_SetupDescriptor(desc, xferCfg, s_srcBuffer, &s_destBuffer[0], NULL);
* DMA_LoadChannelDescriptor(DMA0, DEMO_DMA_CHANNEL, (
    dma_descriptor_t *)desc);
* DMA_DoChannelSoftwareTrigger(DMA0, DEMO_DMA_CHANNEL);
* while(DMA_ChannelIsBusy(DMA0, DEMO_DMA_CHANNEL))
* {}
*
```

#### Parameters

<i>base</i>	DMA base address.
<i>channel</i>	DMA channel.
<i>descriptor</i>	configured DMA descriptor.

### 19.7.25 void DMA\_AbortTransfer ( dma\_handle\_t \* *handle* )

This function aborts DMA transfer specified by handle.

#### Parameters

<i>handle</i>	DMA handle pointer.
---------------	---------------------

### 19.7.26 void DMA\_CreateHandle ( dma\_handle\_t \* *handle*, DMA\_Type \* *base*, uint32\_t *channel* )

This function is called if using transaction API for DMA. This function initializes the internal state of DMA handle.

#### Parameters

<i>handle</i>	DMA handle pointer. The DMA handle stores callback function and parameters.
<i>base</i>	DMA peripheral base address.
<i>channel</i>	DMA channel number.

### 19.7.27 void DMA\_SetCallback ( dma\_handle\_t \* *handle*, dma\_callback *callback*, void \* *userData* )

This callback is called in DMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

Parameters

<i>handle</i>	DMA handle pointer.
<i>callback</i>	DMA callback function pointer.
<i>userData</i>	Parameter for callback function.

### 19.7.28 void DMA\_PrepareTransfer ( dma\_transfer\_config\_t \* *config*, void \* *srcAddr*, void \* *dstAddr*, uint32\_t *byteWidth*, uint32\_t *transferBytes*, dma\_transfer\_type\_t *type*, void \* *nextDesc* )

**Deprecated** Do not use this function. It has been superseded by [DMA\\_PrepareChannelTransfer](#). This function prepares the transfer configuration structure according to the user input.

Parameters

<i>config</i>	The user configuration structure of type dma_transfer_t.
<i>srcAddr</i>	DMA transfer source address.
<i>dstAddr</i>	DMA transfer destination address.
<i>byteWidth</i>	DMA transfer destination address width(bytes).
<i>transferBytes</i>	DMA transfer bytes to be transferred.
<i>type</i>	DMA transfer type.
<i>nextDesc</i>	Chain custom descriptor to transfer.

Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, so the source address must be 4 bytes aligned, or it shall result in source address error(SAE).

**19.7.29** void DMA\_PrepareChannelTransfer ( dma\_channel\_config\_t \*  
*config*, void \* *srcStartAddr*, void \* *dstStartAddr*, uint32\_t *xferCfg*,  
dma\_transfer\_type\_t *type*, dma\_channel\_trigger\_t \* *trigger*, void \*  
*nextDesc* )

This function used to prepare channel transfer configurations.



## Parameters

<i>config</i>	Pointer to DMA channel transfer configuration structure.
<i>srcStartAddr</i>	source start address.
<i>dstStartAddr</i>	destination start address.
<i>xferCfg</i>	xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value.
<i>type</i>	transfer type.
<i>trigger</i>	DMA channel trigger configurations.
<i>nextDesc</i>	address of next descriptor.

### 19.7.30 status\_t DMA\_SubmitTransfer ( dma\_handle\_t \* *handle*, dma\_transfer\_config\_t \* *config* )

**Deprecated** Do not use this function. It has been superceded by [DMA\\_SubmitChannelTransfer](#).

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time.

## Parameters

<i>handle</i>	DMA handle pointer.
<i>config</i>	Pointer to DMA transfer configuration structure.

## Return values

<i>kStatus_DMA_Success</i>	It means submit transfer request succeed.
<i>kStatus_DMA_QueueFull</i>	It means TCD queue is full. Submit transfer request is not allowed.
<i>kStatus_DMA_Busy</i>	It means the given channel is busy, need to submit request later.

### 19.7.31 void DMA\_SubmitChannelTransferParameter ( dma\_handle\_t \* *handle*, uint32\_t *xferCfg*, void \* *srcStartAddr*, void \* *dstStartAddr*, void \* *nextDesc* )

This function used to configure channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

1. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

```
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelTransferParameter(handle, DMA_CHANNEL_XFER(reload,
    clrTrig, intA, intB, width, srcInc, dstInc,
bytes), srcStartAddr, dstStartAddr, NULL);
DMA_StartTransfer(handle)
*
```

2. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```
define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc[3]);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
    srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
    srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc2);
DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
    srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, NULL);
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelTransferParameter(handle, DMA_CHANNEL_XFER(reload,
    clrTrig, intA, intB, width, srcInc, dstInc,
bytes), srcStartAddr, dstStartAddr, nextDesc0);
DMA_StartTransfer(handle);
*
```

#### Parameters

<i>handle</i>	Pointer to DMA handle.
<i>xferCfg</i>	xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value.
<i>srcStartAddr</i>	source start address.
<i>dstStartAddr</i>	destination start address.
<i>nextDesc</i>	address of next descriptor.

### 19.7.32 void DMA\_SubmitChannelDescriptor ( dma\_handle\_t \* *handle*, dma\_descriptor\_t \* *descriptor* )

This function used to configue channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, this functiono is typical for the ping pong case:

1. for the ping pong case, application should responsible for the descriptor, for example, application should prepare two descriptor table with macro.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc[2]);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc0);
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelDescriptor(handle, nextDesc0);
DMA_StartTransfer(handle);
*

```

## Parameters

<i>handle</i>	Pointer to DMA handle.
<i>descriptor</i>	descriptor to submit.

### 19.7.33 status\_t DMA\_SubmitChannelTransfer ( dma\_handle\_t \* *handle*, dma\_channel\_config\_t \* *config* )

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time. It is used for the case:

1. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

```

DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config,srcStartAddr,dstStartAddr,xferCfg,type,
trigger,NULL);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)
*

```

2. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc);
DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc2);
DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, NULL);
DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config,srcStartAddr,dstStartAddr,xferCfg,type,
trigger,nextDesc0);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)
*

```

3. for the ping pong case, application should responsible for link descriptor, for example, application should prepare two descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc0);
DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type,
trigger, nextDesc0);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)

```

#### Parameters

<i>handle</i>	DMA handle pointer.
<i>config</i>	Pointer to DMA transfer configuration structure.

#### Return values

<i>kStatus_DMA_Success</i>	It means submit transfer request succeed.
<i>kStatus_DMA_QueueFull</i>	It means TCD queue is full. Submit transfer request is not allowed.
<i>kStatus_DMA_Busy</i>	It means the given channel is busy, need to submit request later.

### 19.7.34 void DMA\_StartTransfer ( dma\_handle\_t \* *handle* )

This function enables the channel request. User can call this function after submitting the transfer request. It will trigger transfer start with software trigger only when hardware trigger is not used.

#### Parameters

<i>handle</i>	DMA handle pointer.
---------------	---------------------

### 19.7.35 void DMA\_IRQHandle ( DMA\_Type \* *base* )

This function clears the channel major interrupt flag and call the callback function if it is not NULL.

## Parameters

<i>base</i>	DMA base address.
-------------	-------------------

## Chapter 20

# GPIO: General Purpose I/O

### 20.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General Purpose I/O (GPIO) module of MCUXpresso SDK devices.

### 20.2 Function groups

#### 20.2.1 Initialization and deinitialization

The function [GPIO\\_PinInit\(\)](#) initializes the GPIO with specified configuration.

#### 20.2.2 Pin manipulation

The function [GPIO\\_PinWrite\(\)](#) set output state of selected GPIO pin. The function [GPIO\\_PinRead\(\)](#) read input value of selected GPIO pin.

#### 20.2.3 Port manipulation

The function [GPIO\\_PortSet\(\)](#) sets the output level of selected GPIO pins to the logic 1. The function [GPIO\\_PortClear\(\)](#) sets the output level of selected GPIO pins to the logic 0. The function [GPIO\\_PortToggle\(\)](#) reverse the output level of selected GPIO pins. The function [GPIO\\_PortRead\(\)](#) read input value of selected port.

#### 20.2.4 Port masking

The function [GPIO\\_PortMaskedSet\(\)](#) set port mask, only pins masked by 0 will be enabled in following functions. The function [GPIO\\_PortMaskedWrite\(\)](#) sets the state of selected GPIO port, only pins masked by 0 will be affected. The function [GPIO\\_PortMaskedRead\(\)](#) reads the state of selected GPIO port, only pins masked by 0 are enabled for read, pins masked by 1 are read as 0.

### 20.3 Typical use case

Example use of GPIO API. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpio`

## Files

- file [fsl\\_gpio.h](#)

## Data Structures

- struct [gpio\\_pin\\_config\\_t](#)  
The GPIO pin configuration structure. [More...](#)

## Enumerations

- enum [gpio\\_pin\\_direction\\_t](#) {  
  [kGPIO\\_DigitalInput](#) = 0U,  
  [kGPIO\\_DigitalOutput](#) = 1U }  
LPC GPIO direction definition.

## Functions

- static void [GPIO\\_PortSet](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
Sets the output level of the multiple GPIO pins to the logic 1.
- static void [GPIO\\_PortClear](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
Sets the output level of the multiple GPIO pins to the logic 0.
- static void [GPIO\\_PortToggle](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
Reverses current output logic of the multiple GPIO pins.

## Driver version

- #define [FSL\\_GPIO\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 7))  
LPC GPIO driver version.

## GPIO Configuration

- void [GPIO\\_PortInit](#) (GPIO\_Type \*base, uint32\_t port)  
Initializes the GPIO peripheral.
- void [GPIO\\_PinInit](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin, const [gpio\\_pin\\_config\\_t](#) \*config)  
Initializes a GPIO pin used by the board.

## GPIO Output Operations

- static void [GPIO\\_PinWrite](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin, uint8\_t output)  
Sets the output level of the one GPIO pin to the logic 1 or 0.

## GPIO Input Operations

- static uint32\_t [GPIO\\_PinRead](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin)  
Reads the current input value of the GPIO PIN.

## 20.4 Data Structure Documentation

### 20.4.1 struct gpio\_pin\_config\_t

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

#### Data Fields

- [gpio\\_pin\\_direction\\_t pinDirection](#)  
*GPIO direction, input or output.*
- uint8\_t [outputLogic](#)  
*Set default output logic, no use in input.*

## 20.5 Macro Definition Documentation

### 20.5.1 #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 7))

## 20.6 Enumeration Type Documentation

### 20.6.1 enum gpio\_pin\_direction\_t

Enumerator

*kGPIO\_DigitalInput* Set current pin as digital input.  
*kGPIO\_DigitalOutput* Set current pin as digital output.

## 20.7 Function Documentation

### 20.7.1 void GPIO\_PortInit ( GPIO\_Type \* *base*, uint32\_t *port* )

This function ungates the GPIO clock.

Parameters

<i>base</i>	GPIO peripheral base pointer.
<i>port</i>	GPIO port number.

### 20.7.2 void GPIO\_PinInit ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin*, const gpio\_pin\_config\_t \* *config* )

To initialize the GPIO, define a pin configuration, either input or output, in the user file. Then, call the [GPIO\\_PinInit\(\)](#) function.

This is an example to define an input pin or output pin configuration:



```

* Define a digital input pin configuration,
* gpio_pin_config_t config =
* {
*     kGPIO_DigitalInput,
*     0,
* }
* Define a digital output pin configuration,
* gpio_pin_config_t config =
* {
*     kGPIO_DigitalOutput,
*     0,
* }
*

```

## Parameters

<i>base</i>	GPIO peripheral base pointer(Typically GPIO)
<i>port</i>	GPIO port number
<i>pin</i>	GPIO pin number
<i>config</i>	GPIO pin configuration pointer

### 20.7.3 static void GPIO\_PinWrite ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin*, uint8\_t *output* ) [inline], [static]

## Parameters

<i>base</i>	GPIO peripheral base pointer(Typically GPIO)
<i>port</i>	GPIO port number
<i>pin</i>	GPIO pin number
<i>output</i>	GPIO pin output logic level. <ul style="list-style-type: none"> <li>• 0: corresponding pin output low-logic level.</li> <li>• 1: corresponding pin output high-logic level.</li> </ul>

### 20.7.4 static uint32\_t GPIO\_PinRead ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin* ) [inline], [static]

## Parameters

<i>base</i>	GPIO peripheral base pointer(Typically GPIO)
<i>port</i>	GPIO port number
<i>pin</i>	GPIO pin number

Return values

<i>GPIO</i>	port input value <ul style="list-style-type: none"> <li>• 0: corresponding pin input low-logic level.</li> <li>• 1: corresponding pin input high-logic level.</li> </ul>
-------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

**20.7.5 static void GPIO\_PortSet ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* ) [inline], [static]**

Parameters

<i>base</i>	GPIO peripheral base pointer(Typically GPIO)
<i>port</i>	GPIO port number
<i>mask</i>	GPIO pin number macro

**20.7.6 static void GPIO\_PortClear ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* ) [inline], [static]**

Parameters

<i>base</i>	GPIO peripheral base pointer(Typically GPIO)
<i>port</i>	GPIO port number
<i>mask</i>	GPIO pin number macro

**20.7.7 static void GPIO\_PortToggle ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* ) [inline], [static]**

## Parameters

<i>base</i>	GPIO peripheral base pointer(Typically GPIO)
<i>port</i>	GPIO port number
<i>mask</i>	GPIO pin number macro

## Chapter 21

# IOCON: I/O pin configuration

### 21.1 Overview

The MCUXpresso SDK provides a peripheral driver for the I/O pin configuration (IOCON) module of MCUXpresso SDK devices.

### 21.2 Function groups

#### 21.2.1 Pin mux set

The function `IOCONPinMuxSet()` set pinmux for single pin according to selected configuration.

#### 21.2.2 Pin mux set

The function `IOCON_SetPinMuxing()` set pinmux for group of pins according to selected configuration.

### 21.3 Typical use case

Example use of IOCON API to selection of GPIO mode. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/iocon`

### Files

- file `fsl_iocon.h`

### Data Structures

- struct `iocon_group_t`  
*Array of IOCON pin definitions passed to `IOCON_SetPinMuxing()` must be in this format. [More...](#)*

### Macros

- `#define IOCON_FUNC0 0x0`  
*IOCON function and mode selection definitions.*
- `#define IOCON_FUNC1 0x1`  
*Selects pin function 1.*
- `#define IOCON_FUNC2 0x2`  
*Selects pin function 2.*
- `#define IOCON_FUNC3 0x3`  
*Selects pin function 3.*
- `#define IOCON_FUNC4 0x4`  
*Selects pin function 4.*

- #define [IOCON\\_FUNC5](#) 0x5  
*Selects pin function 5.*
- #define [IOCON\\_FUNC6](#) 0x6  
*Selects pin function 6.*
- #define [IOCON\\_FUNC7](#) 0x7  
*Selects pin function 7.*
- #define [IOCON\\_FUNC8](#) 0x8  
*Selects pin function 8.*
- #define [IOCON\\_FUNC9](#) 0x9  
*Selects pin function 9.*
- #define [IOCON\\_FUNC10](#) 0xA  
*Selects pin function 10.*
- #define [IOCON\\_FUNC11](#) 0xB  
*Selects pin function 11.*
- #define [IOCON\\_FUNC12](#) 0xC  
*Selects pin function 12.*
- #define [IOCON\\_FUNC13](#) 0xD  
*Selects pin function 13.*
- #define [IOCON\\_FUNC14](#) 0xE  
*Selects pin function 14.*
- #define [IOCON\\_FUNC15](#) 0xF  
*Selects pin function 15.*

## Functions

- `__STATIC_INLINE void IOCON\_PinMuxSet (IOCON_Type *base, uint8_t port, uint8_t pin, uint32_t modefunc)`  
*Sets I/O Control pin mux.*
- `__STATIC_INLINE void IOCON\_SetPinMuxing (IOCON_Type *base, const iocon\_group\_t *pin-Array, uint32_t arrayLength)`  
*Set all I/O Control pin muxing.*

## Driver version

- #define [FSL\\_IOCON\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 2, 0))  
*IOCON driver version.*

## 21.4 Data Structure Documentation

### 21.4.1 struct [iocon\\_group\\_t](#)

## 21.5 Macro Definition Documentation

### 21.5.1 #define [FSL\\_IOCON\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 2, 0))

### 21.5.2 #define [IOCON\\_FUNC0](#) 0x0

## Note

See the User Manual for specific modes and functions supported by the various pins. Selects pin function 0

## 21.6 Function Documentation

### 21.6.1 `__STATIC_INLINE void IOCON_PinMuxSet ( IOCON_Type * base, uint8_t port, uint8_t pin, uint32_t modefunc )`

## Parameters

<i>base</i>	: The base of IOCON peripheral on the chip
<i>port</i>	: GPIO port to mux
<i>pin</i>	: GPIO pin to mux
<i>modefunc</i>	: OR'ed values of type IOCON_*

## Returns

Nothing

### 21.6.2 `__STATIC_INLINE void IOCON_SetPinMuxing ( IOCON_Type * base, const iocon_group_t * pinArray, uint32_t arrayLength )`

## Parameters

<i>base</i>	: The base of IOCON peripheral on the chip
<i>pinArray</i>	: Pointer to array of pin mux selections
<i>arrayLength</i>	: Number of entries in pinArray

## Returns

Nothing

## Chapter 22

# RTC: Real Time Clock

### 22.1 Overview

The MCUXpresso SDK provides a driver for the Real Time Clock (RTC).

### 22.2 Function groups

The RTC driver supports operating the module as a time counter.

#### 22.2.1 Initialization and deinitialization

The function [RTC\\_Init\(\)](#) initializes the RTC with specified configurations. The function [RTC\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [RTC\\_Deinit\(\)](#) disables the RTC timer and disables the module clock.

#### 22.2.2 Set & Get Datetime

The function [RTC\\_SetDatetime\(\)](#) sets the timer period in seconds. User passes in the details in date & time format by using the below data structure.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rtc`  
The function [RTC\\_GetDatetime\(\)](#) reads the current timer value in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 22.2.3 Set & Get Alarm

The function [RTC\\_SetAlarm\(\)](#) sets the alarm time period in seconds. User passes in the details in date & time format by using the datetime data structure.

The function [RTC\\_GetAlarm\(\)](#) reads the alarm time in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 22.2.4 Start & Stop timer

The function [RTC\\_StartTimer\(\)](#) starts the RTC time counter.

The function [RTC\\_StopTimer\(\)](#) stops the RTC time counter.

### 22.2.5 Status

Provides functions to get and clear the RTC status.

### 22.2.6 Interrupt

Provides functions to enable/disable RTC interrupts and get current enabled interrupts.

### 22.2.7 High resolution timer

Provides functions to enable high resolution timer and set and get the wake time.

## 22.3 Typical use case

### 22.3.1 RTC tick example

Example to set the RTC current time and trigger an alarm. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rtc`

## Files

- file [fsl\\_rtc.h](#)

## Data Structures

- struct [rtc\\_datetime\\_t](#)  
*Structure is used to hold the date and time. [More...](#)*

## Enumerations

- enum [rtc\\_interrupt\\_enable\\_t](#) {  
[kRTC\\_AlarmInterruptEnable](#) = RTC\_CTRL\_ALARMDPD\_EN\_MASK,  
[kRTC\\_WakeupInterruptEnable](#) = RTC\_CTRL\_WAKEDPD\_EN\_MASK }  
*List of RTC interrupts.*
- enum [rtc\\_status\\_flags\\_t](#) {  
[kRTC\\_AlarmFlag](#) = RTC\_CTRL\_ALARM1HZ\_MASK,  
[kRTC\\_WakeupFlag](#) = RTC\_CTRL\_WAKE1KHZ\_MASK }  
*List of RTC flags.*

## Functions

- static void [RTC\\_SetSecondsTimerMatch](#) (RTC\_Type \*base, uint32\_t matchValue)  
*Set the RTC seconds timer (1HZ) MATCH value.*
- static uint32\_t [RTC\\_GetSecondsTimerMatch](#) (RTC\_Type \*base)  
*Read actual RTC seconds timer (1HZ) MATCH value.*



- static void [RTC\\_SetSecondsTimerCount](#) (RTC\_Type \*base, uint32\_t countValue)  
*Set the RTC seconds timer (1HZ) COUNT value.*
- static uint32\_t [RTC\\_GetSecondsTimerCount](#) (RTC\_Type \*base)  
*Read the actual RTC seconds timer (1HZ) COUNT value.*
- static void [RTC\\_SetWakeupCount](#) (RTC\_Type \*base, uint16\_t wakeupValue)  
*Enable the RTC wake-up timer (1KHZ) and set countdown value to the RTC WAKE register.*
- static uint16\_t [RTC\\_GetWakeupCount](#) (RTC\_Type \*base)  
*Read the actual value from the WAKE register value in RTC wake-up timer (1KHZ)*
- static void [RTC\\_Reset](#) (RTC\_Type \*base)  
*Perform a software reset on the RTC module.*

## Driver version

- #define [FSL\\_RTC\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 3))  
*Version 2.1.3.*

## Initialization and deinitialization

- void [RTC\\_Init](#) (RTC\_Type \*base)  
*Un-gate the RTC clock and enable the RTC oscillator.*
- static void [RTC\\_Deinit](#) (RTC\_Type \*base)  
*Stop the timer and gate the RTC clock.*

## Current Time & Alarm

- [status\\_t](#) [RTC\\_SetDatetime](#) (RTC\_Type \*base, const [rtc\\_datetime\\_t](#) \*datetime)  
*Set the RTC date and time according to the given time structure.*
- void [RTC\\_GetDatetime](#) (RTC\_Type \*base, [rtc\\_datetime\\_t](#) \*datetime)  
*Get the RTC time and stores it in the given time structure.*
- [status\\_t](#) [RTC\\_SetAlarm](#) (RTC\_Type \*base, const [rtc\\_datetime\\_t](#) \*alarmTime)  
*Set the RTC alarm time.*
- void [RTC\\_GetAlarm](#) (RTC\_Type \*base, [rtc\\_datetime\\_t](#) \*datetime)  
*Return the RTC alarm time.*

## RTC wake-up timer (1KHZ) Enable

- static void [RTC\\_EnableWakeupTimer](#) (RTC\_Type \*base, bool enable)  
*Enable the RTC wake-up timer (1KHZ).*
- static uint32\_t [RTC\\_GetEnabledWakeupTimer](#) (RTC\_Type \*base)  
*Get the enabled status of the RTC wake-up timer (1KHZ).*

## Interrupt Interface

- static void [RTC\\_EnableWakeUpTimerInterruptFromDPD](#) (RTC\_Type \*base, bool enable)  
*Enable the wake-up timer interrupt from deep power down mode.*
- static void [RTC\\_EnableAlarmTimerInterruptFromDPD](#) (RTC\_Type \*base, bool enable)  
*Enable the alarm timer interrupt from deep power down mode.*
- static void [RTC\\_EnableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)  
*Enables the selected RTC interrupts.*
- static void [RTC\\_DisableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)

*Disables the selected RTC interrupts.*

- static uint32\_t [RTC\\_GetEnabledInterrupts](#) (RTC\_Type \*base)  
*Get the enabled RTC interrupts.*

## Status Interface

- static uint32\_t [RTC\\_GetStatusFlags](#) (RTC\_Type \*base)  
*Get the RTC status flags.*
- static void [RTC\\_ClearStatusFlags](#) (RTC\_Type \*base, uint32\_t mask)  
*Clear the RTC status flags.*

## Timer Enable

- static void [RTC\\_EnableTimer](#) (RTC\_Type \*base, bool enable)  
*Enable the RTC timer counter.*
- static void [RTC\\_StartTimer](#) (RTC\_Type \*base)  
*Starts the RTC time counter.*
- static void [RTC\\_StopTimer](#) (RTC\_Type \*base)  
*Stops the RTC time counter.*

## 22.4 Data Structure Documentation

### 22.4.1 struct rtc\_datetime\_t

#### Data Fields

- uint16\_t [year](#)  
*Range from 1970 to 2099.*
- uint8\_t [month](#)  
*Range from 1 to 12.*
- uint8\_t [day](#)  
*Range from 1 to 31 (depending on month).*
- uint8\_t [hour](#)  
*Range from 0 to 23.*
- uint8\_t [minute](#)  
*Range from 0 to 59.*
- uint8\_t [second](#)  
*Range from 0 to 59.*

## Field Documentation

- (1) `uint16_t rtc_datetime_t::year`
- (2) `uint8_t rtc_datetime_t::month`
- (3) `uint8_t rtc_datetime_t::day`
- (4) `uint8_t rtc_datetime_t::hour`
- (5) `uint8_t rtc_datetime_t::minute`
- (6) `uint8_t rtc_datetime_t::second`

## 22.5 Enumeration Type Documentation

### 22.5.1 `enum rtc_interrupt_enable_t`

#### Enumerator

*kRTC\_AlarmInterruptEnable* Alarm interrupt.  
*kRTC\_WakeupInterruptEnable* Wake-up interrupt.

### 22.5.2 `enum rtc_status_flags_t`

#### Enumerator

*kRTC\_AlarmFlag* Alarm flag.  
*kRTC\_WakeupFlag* 1kHz wake-up timer flag

## 22.6 Function Documentation

### 22.6.1 `void RTC_Init ( RTC_Type * base )`

#### Note

This API should be called at the beginning of the application using the RTC driver.

#### Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

### 22.6.2 `static void RTC_Deinit ( RTC_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

### 22.6.3 **status\_t RTC\_SetDatetime ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *datetime* )**

The RTC counter must be stopped prior to calling this function as writes to the RTC seconds register will fail if the RTC counter is running.

## Parameters

<i>base</i>	RTC peripheral base address
<i>datetime</i>	Pointer to structure where the date and time details to set are stored

## Returns

kStatus\_Success: Success in setting the time and starting the RTC  
 kStatus\_InvalidArgument: Error because the datetime format is incorrect

### 22.6.4 **void RTC\_GetDatetime ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )**

## Parameters

<i>base</i>	RTC peripheral base address
<i>datetime</i>	Pointer to structure where the date and time details are stored.

### 22.6.5 **status\_t RTC\_SetAlarm ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *alarmTime* )**

The function checks whether the specified alarm time is greater than the present time. If not, the function does not set the alarm and returns an error.

## Parameters

---

<i>base</i>	RTC peripheral base address
<i>alarmTime</i>	Pointer to structure where the alarm time is stored.

## Returns

kStatus\_Success: success in setting the RTC alarm  
 kStatus\_InvalidArgument: Error because the alarm datetime format is incorrect  
 kStatus\_Fail: Error because the alarm time has already passed

### 22.6.6 void RTC\_GetAlarm ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )

## Parameters

<i>base</i>	RTC peripheral base address
<i>datetime</i>	Pointer to structure where the alarm date and time details are stored.

### 22.6.7 static void RTC\_EnableWakeupTimer ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]

After calling this function, the RTC driver will use/un-use the RTC wake-up (1KHZ) at the same time.

## Parameters

<i>base</i>	RTC peripheral base address
<i>enable</i>	Use/Un-use the RTC wake-up timer. <ul style="list-style-type: none"> <li>• true: Use RTC wake-up timer at the same time.</li> <li>• false: Un-use RTC wake-up timer, RTC only use the normal seconds timer by default.</li> </ul>

### 22.6.8 static uint32\_t RTC\_GetEnabledWakeupTimer ( RTC\_Type \* *base* ) [inline], [static]

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

The enabled status of RTC wake-up timer (1KHZ).

**22.6.9** `static void RTC_SetSecondsTimerMatch ( RTC_Type * base, uint32_t matchValue ) [inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
<i>matchValue</i>	The value to be set into the RTC MATCH register

**22.6.10** `static uint32_t RTC_GetSecondsTimerMatch ( RTC_Type * base )`  
`[inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

The actual RTC seconds timer (1HZ) MATCH value.

**22.6.11** `static void RTC_SetSecondsTimerCount ( RTC_Type * base, uint32_t`  
`countValue ) [inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
<i>countValue</i>	The value to be loaded into the RTC COUNT register

**22.6.12** `static uint32_t RTC_GetSecondsTimerCount ( RTC_Type * base )`  
`[inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

The actual RTC seconds timer (1HZ) COUNT value.

**22.6.13** `static void RTC_SetWakeupCount ( RTC_Type * base, uint16_t`  
`wakeupValue ) [inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
<i>wakeupValue</i>	The value to be loaded into the WAKE register in RTC wake-up timer (1KHZ).

### 22.6.14 **static uint16\_t RTC\_GetWakeupCount ( RTC\_Type \* *base* ) [inline], [static]**

Read the WAKE register twice and compare the result, if the value match, the time can be used.

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

The actual value of the WAKE register value in RTC wake-up timer (1KHZ).

### 22.6.15 **static void RTC\_EnableWakeUpTimerInterruptFromDPD ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters

<i>base</i>	RTC peripheral base address
<i>enable</i>	Enable/Disable wake-up timer interrupt from deep power down mode. <ul style="list-style-type: none"> <li>• true: Enable wake-up timer interrupt from deep power down mode.</li> <li>• false: Disable wake-up timer interrupt from deep power down mode.</li> </ul>

### 22.6.16 **static void RTC\_EnableAlarmTimerInterruptFromDPD ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters



<i>base</i>	RTC peripheral base address
<i>enable</i>	Enable/Disable alarm timer interrupt from deep power down mode. <ul style="list-style-type: none"> <li>• true: Enable alarm timer interrupt from deep power down mode.</li> <li>• false: Disable alarm timer interrupt from deep power down mode.</li> </ul>

**22.6.17** `static void RTC_EnableInterrupts ( RTC_Type * base, uint32_t mask )`  
**[inline], [static]**

**Deprecated** Do not use this function. It has been superseded by [RTC\\_EnableAlarmTimerInterruptFromDPD](#) and [RTC\\_EnableWakeUpTimerInterruptFromDPD](#)

Parameters

<i>base</i>	RTC peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a>

**22.6.18** `static void RTC_DisableInterrupts ( RTC_Type * base, uint32_t mask )`  
**[inline], [static]**

**Deprecated** Do not use this function. It has been superseded by [RTC\\_EnableAlarmTimerInterruptFromDPD](#) and [RTC\\_EnableWakeUpTimerInterruptFromDPD](#)

Parameters

<i>base</i>	RTC peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a>

**22.6.19** `static uint32_t RTC_GetEnabledInterrupts ( RTC_Type * base )`  
**[inline], [static]**

**Deprecated** Do not use this function. It will be deleted in next release version.

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [rtc\\_interrupt\\_enable\\_t](#)

**22.6.20** `static uint32_t RTC_GetStatusFlags ( RTC_Type * base ) [inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Returns

The status flags. This is the logical OR of members of the enumeration [rtc\\_status\\_flags\\_t](#)

**22.6.21** `static void RTC_ClearStatusFlags ( RTC_Type * base, uint32_t mask ) [inline], [static]`

## Parameters

<i>base</i>	RTC peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">rtc_status_flags_t</a>

**22.6.22** `static void RTC_EnableTimer ( RTC_Type * base, bool enable ) [inline], [static]`

After calling this function, the RTC inner counter increments once a second when only using the RTC seconds timer (1hz), while the RTC inner wake-up timer countdown once a millisecond when using RTC wake-up timer (1KHZ) at the same time. RTC timer contain two timers, one is the RTC normal seconds timer, the other one is the RTC wake-up timer, the RTC enable bit is the master switch for the whole RTC timer, so user can use the RTC seconds (1HZ) timer independly, but they can't use the RTC wake-up timer (1KHZ) independently.

## Parameters

<i>base</i>	RTC peripheral base address
<i>enable</i>	Enable/Disable RTC Timer counter. <ul style="list-style-type: none"> <li>• true: Enable RTC Timer counter.</li> <li>• false: Disable RTC Timer counter.</li> </ul>

**22.6.23 static void RTC\_StartTimer ( RTC\_Type \* *base* ) [inline], [static]**

**Deprecated** Do not use this function. It has been superceded by [RTC\\_EnableTimer](#)

After calling this function, the timer counter increments once a second provided SR[TOF] or SR[TIF] are not set.

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

**22.6.24 static void RTC\_StopTimer ( RTC\_Type \* *base* ) [inline], [static]**

**Deprecated** Do not use this function. It has been superceded by [RTC\\_EnableTimer](#)

RTC's seconds register can be written to only when the timer is stopped.

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

**22.6.25 static void RTC\_Reset ( RTC\_Type \* *base* ) [inline], [static]**

This resets all RTC registers to their reset value. The bit is cleared by software explicitly clearing it.

## Parameters

<i>base</i>	RTC peripheral base address
-------------	-----------------------------

## Chapter 23

# MCAN: Controller Area Network Driver

### 23.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Controller Area Network (MCAN) module of MCUXpresso SDK devices.

### Data Structures

- struct [mcan\\_tx\\_buffer\\_frame\\_t](#)  
*MCAN Tx Buffer structure. [More...](#)*
- struct [mcan\\_rx\\_buffer\\_frame\\_t](#)  
*MCAN Rx FIFO/Buffer structure. [More...](#)*
- struct [mcan\\_rx\\_fifo\\_config\\_t](#)  
*MCAN Rx FIFO configuration. [More...](#)*
- struct [mcan\\_rx\\_buffer\\_config\\_t](#)  
*MCAN Rx Buffer configuration. [More...](#)*
- struct [mcan\\_tx\\_fifo\\_config\\_t](#)  
*MCAN Tx Event FIFO configuration. [More...](#)*
- struct [mcan\\_tx\\_buffer\\_config\\_t](#)  
*MCAN Tx Buffer configuration. [More...](#)*
- struct [mcan\\_std\\_filter\\_element\\_config\\_t](#)  
*MCAN Standard Message ID Filter Element. [More...](#)*
- struct [mcan\\_ext\\_filter\\_element\\_config\\_t](#)  
*MCAN Extended Message ID Filter Element. [More...](#)*
- struct [mcan\\_frame\\_filter\\_config\\_t](#)  
*MCAN Rx filter configuration. [More...](#)*
- struct [mcan\\_timing\\_config\\_t](#)  
*MCAN protocol timing characteristic configuration structure. [More...](#)*
- struct [mcan\\_memory\\_config\\_t](#)  
*MCAN Message RAM related configuration structure. [More...](#)*
- struct [mcan\\_config\\_t](#)  
*MCAN module configuration structure. [More...](#)*
- struct [mcan\\_buffer\\_transfer\\_t](#)  
*MCAN Buffer transfer. [More...](#)*
- struct [mcan\\_fifo\\_transfer\\_t](#)  
*MCAN Rx FIFO transfer. [More...](#)*
- struct [mcan\\_handle\\_t](#)  
*MCAN handle structure. [More...](#)*

### Typedefs

- typedef void(\* [mcan\\_transfer\\_callback\\_t](#))(CAN\_Type \*base, mcan\_handle\_t \*handle, [status\\_t](#) status, uint32\_t result, void \*userData)  
*MCAN transfer callback function.*

## Enumerations

- enum {  
`kStatus_MCAN_TxBusy` = MAKE\_STATUS(kStatusGroup\_MCAN, 0),  
`kStatus_MCAN_TxIdle` = MAKE\_STATUS(kStatusGroup\_MCAN, 1),  
`kStatus_MCAN_RxBusy` = MAKE\_STATUS(kStatusGroup\_MCAN, 2),  
`kStatus_MCAN_RxIdle` = MAKE\_STATUS(kStatusGroup\_MCAN, 3),  
`kStatus_MCAN_RxFifo0New` = MAKE\_STATUS(kStatusGroup\_MCAN, 4),  
`kStatus_MCAN_RxFifo0Idle` = MAKE\_STATUS(kStatusGroup\_MCAN, 5),  
`kStatus_MCAN_RxFifo0Watermark` = MAKE\_STATUS(kStatusGroup\_MCAN, 6),  
`kStatus_MCAN_RxFifo0Full` = MAKE\_STATUS(kStatusGroup\_MCAN, 7),  
`kStatus_MCAN_RxFifo0Lost` = MAKE\_STATUS(kStatusGroup\_MCAN, 8),  
`kStatus_MCAN_RxFifo1New` = MAKE\_STATUS(kStatusGroup\_MCAN, 9),  
`kStatus_MCAN_RxFifo1Idle` = MAKE\_STATUS(kStatusGroup\_MCAN, 10),  
`kStatus_MCAN_RxFifo1Watermark` = MAKE\_STATUS(kStatusGroup\_MCAN, 11),  
`kStatus_MCAN_RxFifo1Full` = MAKE\_STATUS(kStatusGroup\_MCAN, 12),  
`kStatus_MCAN_RxFifo1Lost` = MAKE\_STATUS(kStatusGroup\_MCAN, 13),  
`kStatus_MCAN_RxFifo0Busy` = MAKE\_STATUS(kStatusGroup\_MCAN, 14),  
`kStatus_MCAN_RxFifo1Busy` = MAKE\_STATUS(kStatusGroup\_MCAN, 15),  
`kStatus_MCAN_ErrorStatus` = MAKE\_STATUS(kStatusGroup\_MCAN, 16),  
`kStatus_MCAN_UnHandled` = MAKE\_STATUS(kStatusGroup\_MCAN, 17) }  
*MCAN transfer status.*
- enum `_mcan_flags` {  
`kMCAN_AccesstoRsvdFlag` = CAN\_IR\_ARA\_MASK,  
`kMCAN_ProtocolErrDIntFlag` = CAN\_IR\_PED\_MASK,  
`kMCAN_ProtocolErrAIntFlag` = CAN\_IR\_PEA\_MASK,  
`kMCAN_BusOffIntFlag` = CAN\_IR\_BO\_MASK,  
`kMCAN_ErrorWarningIntFlag` = CAN\_IR\_EW\_MASK,  
`kMCAN_ErrorPassiveIntFlag` = CAN\_IR\_EP\_MASK }  
*MCAN status flags.*
- enum `_mcan_rx_fifo_flags` {  
`kMCAN_RxFifo0NewFlag` = CAN\_IR\_RF0N\_MASK,  
`kMCAN_RxFifo0WatermarkFlag` = CAN\_IR\_RF0W\_MASK,  
`kMCAN_RxFifo0FullFlag` = CAN\_IR\_RF0F\_MASK,  
`kMCAN_RxFifo0LostFlag` = CAN\_IR\_RF0L\_MASK,  
`kMCAN_RxFifo1NewFlag` = CAN\_IR\_RF1N\_MASK,  
`kMCAN_RxFifo1WatermarkFlag` = CAN\_IR\_RF1W\_MASK,  
`kMCAN_RxFifo1FullFlag` = CAN\_IR\_RF1F\_MASK,  
`kMCAN_RxFifo1LostFlag` = CAN\_IR\_RF1L\_MASK }  
*MCAN Rx FIFO status flags.*
- enum `_mcan_tx_flags` {

```

kMCAN_TxTransmitCompleteFlag = CAN_IR_TC_MASK,
kMCAN_TxTransmitCancelFinishFlag = CAN_IR_TCF_MASK,
kMCAN_TxEventFifoLostFlag = CAN_IR_TEFL_MASK,
kMCAN_TxEventFifoFullFlag = CAN_IR_TEFF_MASK,
kMCAN_TxEventFifoWatermarkFlag = CAN_IR_TEFW_MASK,
kMCAN_TxEventFifoNewFlag = CAN_IR_TEFN_MASK,
kMCAN_TxEventFifoEmptyFlag = CAN_IR_TFE_MASK }

```

*MCAN Tx status flags.*

- enum `_mcan_interrupt_enable` {  
`kMCAN_BusOffInterruptEnable` = `CAN_IE_BOE_MASK`,  
`kMCAN_ErrorInterruptEnable` = `CAN_IE_EPE_MASK`,  
`kMCAN_WarningInterruptEnable` = `CAN_IE_EWE_MASK` }

*MCAN interrupt configuration structure, default settings all disabled.*

- enum `mcan_frame_idformat_t` {  
`kMCAN_FrameIDStandard` = `0x0U`,  
`kMCAN_FrameIDExtend` = `0x1U` }

*MCAN frame format.*

- enum `mcan_frame_type_t` {  
`kMCAN_FrameTypeData` = `0x0U`,  
`kMCAN_FrameTypeRemote` = `0x1U` }

*MCAN frame type.*

- enum `mcan_bytes_in_datafield_t` {  
`kMCAN_8ByteDatafield` = `0x0U`,  
`kMCAN_12ByteDatafield` = `0x1U`,  
`kMCAN_16ByteDatafield` = `0x2U`,  
`kMCAN_20ByteDatafield` = `0x3U`,  
`kMCAN_24ByteDatafield` = `0x4U`,  
`kMCAN_32ByteDatafield` = `0x5U`,  
`kMCAN_48ByteDatafield` = `0x6U`,  
`kMCAN_64ByteDatafield` = `0x7U` }

*MCAN frame datafield size.*

- enum `mcan_fifo_type_t` {  
`kMCAN_Fifo0` = `0x0U`,  
`kMCAN_Fifo1` = `0x1U` }

*MCAN Rx FIFO block number.*

- enum `mcan_fifo_opmode_config_t` {  
`kMCAN_FifoBlocking` = `0x0U`,  
`kMCAN_FifoOverwrite` = `0x1U` }

*MCAN FIFO Operation Mode.*

- enum `mcan_txmode_config_t` {  
`kMCAN_txFifo` = `0x0U`,  
`kMCAN_txQueue` = `0x1U` }

*MCAN Tx FIFO/Queue Mode.*

- enum `mcan_remote_frame_config_t` {  
`kMCAN_filterFrame` = `0x0U`,  
`kMCAN_rejectFrame` = `0x1U` }

*MCAN remote frames treatment.*

- enum `mcan_nonmasking_frame_config_t` {  
`kMCAN_acceptinFifo0` = 0x0U,  
`kMCAN_acceptinFifo1` = 0x1U,  
`kMCAN_reject0` = 0x2U,  
`kMCAN_reject1` = 0x3U }

*MCAN non-masking frames treatment.*

- enum `mcan_fec_config_t` {  
`kMCAN_disable` = 0x0U,  
`kMCAN_storeinFifo0` = 0x1U,  
`kMCAN_storeinFifo1` = 0x2U,  
`kMCAN_reject` = 0x3U,  
`kMCAN_setprio` = 0x4U,  
`kMCAN_setprioFifo0` = 0x5U,  
`kMCAN_setprioFifo1` = 0x6U,  
`kMCAN_storeinbuffer` = 0x7U }

*MCAN Filter Element Configuration.*

- enum `mcan_filter_type_t` {  
`kMCAN_range` = 0x0U,  
`kMCAN_dual` = 0x1U,  
`kMCAN_classic` = 0x2U,  
`kMCAN_disableORrange2` = 0x3U }

*MCAN Filter Type.*

## Driver version

- #define `FSL_MCAN_DRIVER_VERSION` (`MAKE_VERSION`(2, 3, 2))  
*MCAN driver version.*

## Initialization and deinitialization

- void `MCAN_Init` (`CAN_Type` \*base, const `mcan_config_t` \*config, `uint32_t` sourceClock\_Hz)  
*Initializes an MCAN instance.*
- void `MCAN_Deinit` (`CAN_Type` \*base)  
*Deinitializes an MCAN instance.*
- void `MCAN_GetDefaultConfig` (`mcan_config_t` \*config)  
*Gets the default configuration structure.*
- static void `MCAN_EnterInitialMode` (`CAN_Type` \*base)  
*MCAN enters initialization mode.*
- static void `MCAN_EnterNormalMode` (`CAN_Type` \*base)  
*MCAN enters normal mode.*

## Configuration.

- static void `MCAN_SetMsgRAMBase` (`CAN_Type` \*base, `uint32_t` value)  
*Sets the MCAN Message RAM base address.*
- static `uint32_t` `MCAN_GetMsgRAMBase` (`CAN_Type` \*base)  
*Gets the MCAN Message RAM base address.*
- bool `MCAN_CalculateImprovedTimingValues` (`uint32_t` baudRate, `uint32_t` sourceClock\_Hz, `mcan_timing_config_t` \*pconfig)



- *Calculates the improved timing values by specific baudrates for classical CAN.*
- void `MCAN_SetArbitrationTimingConfig` (CAN\_Type \*base, const `mcan_timing_config_t` \*config)  
*Sets the MCAN protocol arbitration phase timing characteristic.*
- `status_t` `MCAN_SetBaudRate` (CAN\_Type \*base, uint32\_t sourceClock\_Hz, uint32\_t baudRate\_Bps)  
*Set Baud Rate of MCAN classic mode.*
- bool `MCAN_FDCalculateImprovedTimingValues` (uint32\_t baudRate, uint32\_t baudRateFD, uint32\_t sourceClock\_Hz, `mcan_timing_config_t` \*pconfig)  
*Calculates the improved timing values by specific baudrates for CANFD.*
- `status_t` `MCAN_SetBaudRateFD` (CAN\_Type \*base, uint32\_t sourceClock\_Hz, uint32\_t baudRateN\_Bps, uint32\_t baudRateD\_Bps)  
*Set Baud Rate of MCAN FD mode.*
- void `MCAN_SetDataTimingConfig` (CAN\_Type \*base, const `mcan_timing_config_t` \*config)  
*Sets the MCAN protocol data phase timing characteristic.*
- void `MCAN_SetRxFifo0Config` (CAN\_Type \*base, const `mcan_rx_fifo_config_t` \*config)  
*Configures an MCAN receive fifo 0 buffer.*
- void `MCAN_SetRxFifo1Config` (CAN\_Type \*base, const `mcan_rx_fifo_config_t` \*config)  
*Configures an MCAN receive fifo 1 buffer.*
- void `MCAN_SetRxBufferConfig` (CAN\_Type \*base, const `mcan_rx_buffer_config_t` \*config)  
*Configures an MCAN receive buffer.*
- void `MCAN_SetTxEventFifoConfig` (CAN\_Type \*base, const `mcan_tx_fifo_config_t` \*config)  
*Configures an MCAN transmit event fifo.*
- void `MCAN_SetTxBufferConfig` (CAN\_Type \*base, const `mcan_tx_buffer_config_t` \*config)  
*Configures an MCAN transmit buffer.*
- void `MCAN_SetFilterConfig` (CAN\_Type \*base, const `mcan_frame_filter_config_t` \*config)  
*Set filter configuration.*
- `status_t` `MCAN_SetMessageRamConfig` (CAN\_Type \*base, const `mcan_memory_config_t` \*config)  
*Set Message RAM related configuration.*
- void `MCAN_SetSTDFilterElement` (CAN\_Type \*base, const `mcan_frame_filter_config_t` \*config, const `mcan_std_filter_element_config_t` \*filter, uint8\_t idx)  
*Set standard message ID filter element configuration.*
- void `MCAN_SetEXTFilterElement` (CAN\_Type \*base, const `mcan_frame_filter_config_t` \*config, const `mcan_ext_filter_element_config_t` \*filter, uint8\_t idx)  
*Set extended message ID filter element configuration.*

## Status

- static uint32\_t `MCAN_GetStatusFlag` (CAN\_Type \*base, uint32\_t mask)  
*Gets the MCAN module interrupt flags.*
- static void `MCAN_ClearStatusFlag` (CAN\_Type \*base, uint32\_t mask)  
*Clears the MCAN module interrupt flags.*
- static bool `MCAN_GetRxBufferStatusFlag` (CAN\_Type \*base, uint8\_t idx)  
*Gets the new data flag of specific Rx Buffer.*
- static void `MCAN_ClearRxBufferStatusFlag` (CAN\_Type \*base, uint8\_t idx)  
*Clears the new data flag of specific Rx Buffer.*



## Interrupts

- static void [MCAN\\_EnableInterrupts](#) (CAN\_Type \*base, uint32\_t line, uint32\_t mask)  
*Enables MCAN interrupts according to the provided interrupt line and mask.*
- static void [MCAN\\_EnableTransmitBufferInterrupts](#) (CAN\_Type \*base, uint8\_t idx)  
*Enables MCAN Tx Buffer interrupts according to the provided index.*
- static void [MCAN\\_DisableTransmitBufferInterrupts](#) (CAN\_Type \*base, uint8\_t idx)  
*Disables MCAN Tx Buffer interrupts according to the provided index.*
- static void [MCAN\\_DisableInterrupts](#) (CAN\_Type \*base, uint32\_t mask)  
*Disables MCAN interrupts according to the provided mask.*

## Bus Operations

- uint32\_t [MCAN\\_IsTransmitRequestPending](#) (CAN\_Type \*base, uint8\_t idx)  
*Gets the Tx buffer request pending status.*
- uint32\_t [MCAN\\_IsTransmitOccurred](#) (CAN\_Type \*base, uint8\_t idx)  
*Gets the Tx buffer transmission occurred status.*
- status\_t [MCAN\\_WriteTxBuffer](#) (CAN\_Type \*base, uint8\_t idx, const [mcan\\_tx\\_buffer\\_frame\\_t](#) \*pTxFrame)  
*Writes an MCAN Message to the Transmit Buffer.*
- status\_t [MCAN\\_ReadRxBuffer](#) (CAN\_Type \*base, uint8\_t idx, [mcan\\_rx\\_buffer\\_frame\\_t](#) \*pRxFrame)  
*Reads an MCAN Message from Rx Buffer.*
- status\_t [MCAN\\_ReadRxFifo](#) (CAN\_Type \*base, uint8\_t fifoBlock, [mcan\\_rx\\_buffer\\_frame\\_t](#) \*pRxFrame)  
*Reads an MCAN Message from Rx FIFO.*

## Transactional

- static void [MCAN\\_TransmitAddRequest](#) (CAN\_Type \*base, uint8\_t idx)  
*Tx Buffer add request to send message out.*
- static void [MCAN\\_TransmitCancelRequest](#) (CAN\_Type \*base, uint8\_t idx)  
*Tx Buffer cancel sending request.*
- status\_t [MCAN\\_TransferSendBlocking](#) (CAN\_Type \*base, uint8\_t idx, [mcan\\_tx\\_buffer\\_frame\\_t](#) \*pTxFrame)  
*Performs a polling send transaction on the CAN bus.*
- status\_t [MCAN\\_TransferReceiveBlocking](#) (CAN\_Type \*base, uint8\_t idx, [mcan\\_rx\\_buffer\\_frame\\_t](#) \*pRxFrame)  
*Performs a polling receive transaction on the CAN bus.*
- status\_t [MCAN\\_TransferReceiveFifoBlocking](#) (CAN\_Type \*base, uint8\_t fifoBlock, [mcan\\_rx\\_buffer\\_frame\\_t](#) \*pRxFrame)  
*Performs a polling receive transaction from Rx FIFO on the CAN bus.*
- void [MCAN\\_TransferCreateHandle](#) (CAN\_Type \*base, mcan\_handle\_t \*handle, [mcan\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the MCAN handle.*
- status\_t [MCAN\\_TransferSendNonBlocking](#) (CAN\_Type \*base, mcan\_handle\_t \*handle, [mcan\\_transfer\\_t](#) \*xfer)  
*Sends a message using IRQ.*
- status\_t [MCAN\\_TransferReceiveFifoNonBlocking](#) (CAN\_Type \*base, uint8\_t fifoBlock, mcan\_handle\_t \*handle, [mcan\\_fifo\\_transfer\\_t](#) \*xfer)

- *Receives a message from Rx FIFO using IRQ.*
- void [MCAN\\_TransferAbortSend](#) (CAN\_Type \*base, mcan\_handle\_t \*handle, uint8\_t bufferIdx)  
*Aborts the interrupt driven message send process.*
- void [MCAN\\_TransferAbortReceiveFifo](#) (CAN\_Type \*base, uint8\_t fifoBlock, mcan\_handle\_t \*handle)  
*Aborts the interrupt driven message receive from Rx FIFO process.*
- void [MCAN\\_TransferHandleIRQ](#) (CAN\_Type \*base, mcan\_handle\_t \*handle)  
*MCAN IRQ handle function.*

## 23.2 Data Structure Documentation

### 23.2.1 struct mcan\_tx\_buffer\_frame\_t

#### Data Fields

- uint8\_t [size](#)  
*classical CAN is 8(bytes), FD is 12/64 such.*
- uint32\_t [id](#): 29  
*CAN Frame Identifier.*
- uint32\_t [rtr](#): 1  
*CAN Frame Type(DATA or REMOTE).*
- uint32\_t [xtd](#): 1  
*CAN Frame Type(STD or EXT).*
- uint32\_t [esi](#): 1  
*CAN Frame Error State Indicator.*
- uint32\_t [dlc](#): 4  
*Data Length Code 9 10 11 12 13 14 15 Number of data bytes 12 16 20 24 32 48 64.*
- uint32\_t [brs](#): 1  
*Bit Rate Switch.*
- uint32\_t [fdf](#): 1  
*CAN FD format.*
- uint32\_t [\\_\\_pad1\\_\\_](#): 1  
*Reserved.*
- uint32\_t [efc](#): 1  
*Event FIFO control.*
- uint32\_t [mm](#): 8  
*Message Marker.*

## Field Documentation

- (1) uint32\_t mcan\_tx\_buffer\_frame\_t::id
- (2) uint32\_t mcan\_tx\_buffer\_frame\_t::rtr
- (3) uint32\_t mcan\_tx\_buffer\_frame\_t::xtd
- (4) uint32\_t mcan\_tx\_buffer\_frame\_t::esi
- (5) uint32\_t mcan\_tx\_buffer\_frame\_t::brs
- (6) uint32\_t mcan\_tx\_buffer\_frame\_t::fdf
- (7) uint32\_t mcan\_tx\_buffer\_frame\_t::\_\_pad1\_\_
- (8) uint32\_t mcan\_tx\_buffer\_frame\_t::efc
- (9) uint32\_t mcan\_tx\_buffer\_frame\_t::mm
- (10) uint8\_t mcan\_tx\_buffer\_frame\_t::size

## 23.2.2 struct mcan\_rx\_buffer\_frame\_t

## Data Fields

- uint8\_t [size](#)  
*classical CAN is 8(bytes), FD is 12/64 such.*
- uint32\_t [id](#): 29  
*CAN Frame Identifier.*
- uint32\_t [rtr](#): 1  
*CAN Frame Type(DATA or REMOTE).*
- uint32\_t [xtd](#): 1  
*CAN Frame Type(STD or EXT).*
- uint32\_t [esi](#): 1  
*CAN Frame Error State Indicator.*
- uint32\_t [rxts](#): 16  
*Rx Timestamp.*
- uint32\_t [dlc](#): 4  
*Data Length Code 9 10 11 12 13 14 15 Number of data bytes 12 16 20 24 32 48 64.*
- uint32\_t [brs](#): 1  
*Bit Rate Switch.*
- uint32\_t [fdf](#): 1  
*CAN FD format.*
- uint32\_t [\\_\\_pad0\\_\\_](#): 2  
*Reserved.*
- uint32\_t [fidx](#): 7  
*Filter Index.*
- uint32\_t [anmf](#): 1  
*Accepted Non-matching Frame.*

## Field Documentation

- (1) `uint32_t mcan_rx_buffer_frame_t::id`
- (2) `uint32_t mcan_rx_buffer_frame_t::rtr`
- (3) `uint32_t mcan_rx_buffer_frame_t::xtd`
- (4) `uint32_t mcan_rx_buffer_frame_t::esi`
- (5) `uint32_t mcan_rx_buffer_frame_t::rxts`
- (6) `uint32_t mcan_rx_buffer_frame_t::brs`
- (7) `uint32_t mcan_rx_buffer_frame_t::fdf`
- (8) `uint32_t mcan_rx_buffer_frame_t::__pad0__`
- (9) `uint32_t mcan_rx_buffer_frame_t::fidx`
- (10) `uint32_t mcan_rx_buffer_frame_t::anmf`
- (11) `uint8_t mcan_rx_buffer_frame_t::size`

23.2.3 `struct mcan_rx_fifo_config_t`

## Data Fields

- `uint32_t address`  
*FIFO start address.*
- `uint32_t elementSize`  
*FIFO element number.*
- `uint32_t watermark`  
*FIFO watermark level.*
- `mcan_fifo_opmode_config_t opmode`  
*FIFO blocking/overwrite mode.*
- `mcan_bytes_in_datafield_t datafieldSize`  
*Data field size per frame, size > 8 is for CANFD.*

**Field Documentation**

- (1) `uint32_t mcan_rx_fifo_config_t::address`
- (2) `uint32_t mcan_rx_fifo_config_t::elementSize`
- (3) `uint32_t mcan_rx_fifo_config_t::watermark`
- (4) `mcan_fifo_opmode_config_t mcan_rx_fifo_config_t::opmode`
- (5) `mcan_bytes_in_datafield_t mcan_rx_fifo_config_t::datafieldSize`

**23.2.4 struct mcan\_rx\_buffer\_config\_t****Data Fields**

- `uint32_t address`  
*Rx Buffer start address.*
- `mcan_bytes_in_datafield_t datafieldSize`  
*Data field size per frame, size>8 is for CANFD.*

**Field Documentation**

- (1) `uint32_t mcan_rx_buffer_config_t::address`
- (2) `mcan_bytes_in_datafield_t mcan_rx_buffer_config_t::datafieldSize`

**23.2.5 struct mcan\_tx\_fifo\_config\_t****Data Fields**

- `uint32_t address`  
*Event fifo start address.*
- `uint32_t elementSize`  
*FIFO element number.*
- `uint32_t watermark`  
*FIFO watermark level.*

**Field Documentation**

- (1) `uint32_t mcan_tx_fifo_config_t::address`
- (2) `uint32_t mcan_tx_fifo_config_t::elementSize`
- (3) `uint32_t mcan_tx_fifo_config_t::watermark`

**23.2.6 struct mcan\_tx\_buffer\_config\_t****Data Fields**

- `uint32_t address`  
*Tx Buffers Start Address.*
- `uint32_t dedicatedSize`  
*Number of Dedicated Transmit Buffers.*
- `uint32_t fqSize`  
*Transmit FIFO/Queue Size.*
- `mcan_txmode_config_t mode`  
*Tx FIFO/Queue Mode.*
- `mcan_bytes_in_datafield_t datafieldSize`  
*Data field size per frame, size>8 is for CANFD.*

**Field Documentation**

- (1) `uint32_t mcan_tx_buffer_config_t::address`
- (2) `uint32_t mcan_tx_buffer_config_t::dedicatedSize`
- (3) `uint32_t mcan_tx_buffer_config_t::fqSize`
- (4) `mcan_txmode_config_t mcan_tx_buffer_config_t::mode`
- (5) `mcan_bytes_in_datafield_t mcan_tx_buffer_config_t::datafieldSize`

**23.2.7 struct mcan\_std\_filter\_element\_config\_t****Data Fields**

- `uint32_t sfid2: 11`  
*Standard Filter ID 2.*
- `uint32_t __pad0__: 5`  
*Reserved.*
- `uint32_t sfid1: 11`  
*Standard Filter ID 1.*
- `uint32_t sfec: 3`  
*Standard Filter Element Configuration.*
- `uint32_t sft: 2`  
*Standard Filter Type.*

**Field Documentation**

- (1) `uint32_t mcan_std_filter_element_config_t::sfid2`
- (2) `uint32_t mcan_std_filter_element_config_t::__pad0__`
- (3) `uint32_t mcan_std_filter_element_config_t::sfid1`
- (4) `uint32_t mcan_std_filter_element_config_t::sfec`
- (5) `uint32_t mcan_std_filter_element_config_t::sft`

**23.2.8 struct mcan\_ext\_filter\_element\_config\_t****Data Fields**

- `uint32_t efid1`: 29  
*Extended Filter ID 1.*
- `uint32_t efec`: 3  
*Extended Filter Element Configuration.*
- `uint32_t efid2`: 29  
*Extended Filter ID 2.*
- `uint32_t __pad0__`: 1  
*Reserved.*
- `uint32_t eft`: 2  
*Extended Filter Type.*

**Field Documentation**

- (1) `uint32_t mcan_ext_filter_element_config_t::efid1`
- (2) `uint32_t mcan_ext_filter_element_config_t::efec`
- (3) `uint32_t mcan_ext_filter_element_config_t::efid2`
- (4) `uint32_t mcan_ext_filter_element_config_t::__pad0__`
- (5) `uint32_t mcan_ext_filter_element_config_t::eft`

**23.2.9 struct mcan\_frame\_filter\_config\_t****Data Fields**

- `uint32_t address`  
*Filter start address.*
- `uint32_t listSize`  
*Filter list size.*
- `mcan_frame_idformat_t idFormat`  
*Frame format.*

- [mcan\\_remote\\_frame\\_config\\_t remFrame](#)  
*Remote frame treatment.*
- [mcan\\_nonmasking\\_frame\\_config\\_t nmFrame](#)  
*Non-masking frame treatment.*

### Field Documentation

- (1) `uint32_t mcan_frame_filter_config_t::address`
- (2) `uint32_t mcan_frame_filter_config_t::listSize`
- (3) `mcan_frame_idformat_t mcan_frame_filter_config_t::idFormat`
- (4) `mcan_remote_frame_config_t mcan_frame_filter_config_t::remFrame`
- (5) `mcan_nonmasking_frame_config_t mcan_frame_filter_config_t::nmFrame`

### 23.2.10 struct mcan\_timing\_config\_t

#### Data Fields

- `uint16_t preDivider`  
*Nominal Clock Pre-scaler Division Factor.*
- `uint8_t rJumpwidth`  
*Nominal Re-sync Jump Width.*
- `uint8_t seg1`  
*Nominal Time Segment 1.*
- `uint8_t seg2`  
*Nominal Time Segment 2.*
- `uint16_t datapreDivider`  
*Data Clock Pre-scaler Division Factor.*
- `uint8_t datarJumpwidth`  
*Data Re-sync Jump Width.*
- `uint8_t dataseg1`  
*Data Time Segment 1.*
- `uint8_t dataseg2`  
*Data Time Segment 2.*



**Field Documentation**

- (1) `uint16_t mcan_timing_config_t::preDivider`
- (2) `uint8_t mcan_timing_config_t::rJumpwidth`
- (3) `uint8_t mcan_timing_config_t::seg1`
- (4) `uint8_t mcan_timing_config_t::seg2`
- (5) `uint16_t mcan_timing_config_t::datapreDivider`
- (6) `uint8_t mcan_timing_config_t::datarJumpwidth`
- (7) `uint8_t mcan_timing_config_t::dataseg1`
- (8) `uint8_t mcan_timing_config_t::dataseg2`

**23.2.11 struct mcan\_memory\_config\_t****Data Fields**

- `uint32_t baseAddr`  
*Message RAM base address, should be 4k alignment.*

**Field Documentation**

- (1) `uint32_t mcan_memory_config_t::baseAddr`

**23.2.12 struct mcan\_config\_t****Data Fields**

- `uint32_t baudRateA`  
*Baud rate of Arbitration phase in bps.*
- `uint32_t baudRateD`  
*Baud rate of Data phase in bps.*
- `bool enableCanfdNormal`  
*Enable or Disable CANFD normal.*
- `bool enableCanfdSwitch`  
*Enable or Disable CANFD with baudrate switch.*
- `bool enableLoopBackInt`  
*Enable or Disable Internal Back.*
- `bool enableLoopBackExt`  
*Enable or Disable External Loop Back.*
- `bool enableBusMon`  
*Enable or Disable Bus Monitoring Mode.*
- `mcan_timing_config_t timingConfig`  
*Protocol timing .*

**Field Documentation**

- (1) `uint32_t mcan_config_t::baudRateA`
- (2) `uint32_t mcan_config_t::baudRateD`
- (3) `bool mcan_config_t::enableCanfdNormal`
- (4) `bool mcan_config_t::enableCanfdSwitch`
- (5) `bool mcan_config_t::enableLoopBackInt`
- (6) `bool mcan_config_t::enableLoopBackExt`
- (7) `bool mcan_config_t::enableBusMon`
- (8) `mcan_timing_config_t mcan_config_t::timingConfig`

**23.2.13 struct mcan\_buffer\_transfer\_t****Data Fields**

- `mcan_tx_buffer_frame_t * frame`  
*The buffer of CAN Message to be transfer.*
- `uint8_t bufferIdx`  
*The index of Message buffer used to transfer Message.*

**Field Documentation**

- (1) `mcan_tx_buffer_frame_t* mcan_buffer_transfer_t::frame`
- (2) `uint8_t mcan_buffer_transfer_t::bufferIdx`

**23.2.14 struct mcan\_fifo\_transfer\_t****Data Fields**

- `mcan_rx_buffer_frame_t * frame`  
*The buffer of CAN Message to be received from Rx FIFO.*

**Field Documentation**

- (1) `mcan_rx_buffer_frame_t* mcan_fifo_transfer_t::frame`

**23.2.15 struct \_mcan\_handle**

MCAN handle structure definition.

## Data Fields

- [mcan\\_transfer\\_callback\\_t](#) *callback*  
*Callback function.*
- void \* [userData](#)  
*MCAN callback function parameter.*
- [mcan\\_tx\\_buffer\\_frame\\_t](#) \*volatile [bufferFrameBuf](#) [64]  
*The buffer for received data from Buffers.*
- [mcan\\_rx\\_buffer\\_frame\\_t](#) \*volatile [rxFifoFrameBuf](#)  
*The buffer for received data from Rx FIFO.*
- volatile uint8\_t [bufferState](#) [64]  
*Message Buffer transfer state.*
- volatile uint8\_t [rxFifoState](#)  
*Rx FIFO transfer state.*

## Field Documentation

- (1) [mcan\\_transfer\\_callback\\_t](#) [mcan\\_handle\\_t::callback](#)
- (2) void\* [mcan\\_handle\\_t::userData](#)
- (3) [mcan\\_tx\\_buffer\\_frame\\_t](#)\* volatile [mcan\\_handle\\_t::bufferFrameBuf](#)[64]
- (4) [mcan\\_rx\\_buffer\\_frame\\_t](#)\* volatile [mcan\\_handle\\_t::rxFifoFrameBuf](#)
- (5) volatile uint8\_t [mcan\\_handle\\_t::bufferState](#)[64]
- (6) volatile uint8\_t [mcan\\_handle\\_t::rxFifoState](#)

## 23.3 Macro Definition Documentation

### 23.3.1 #define FSL\_MCAN\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 2))

## 23.4 Typedef Documentation

### 23.4.1 typedef void(\* mcan\_transfer\_callback\_t)(CAN\_Type \*base, mcan\_handle\_t \*handle, status\_t status, uint32\_t result, void \*userData)

The MCAN transfer callback returns a value from the underlying layer. If the status equals to kStatus\_MCAN\_ErrorStatus, the result parameter is the Content of MCAN status register which can be used to get the working status(or error status) of MCAN module. If the status equals to other MCAN Message Buffer transfer status, the result is the index of Message Buffer that generate transfer event. If the status equals to other MCAN Message Buffer transfer status, the result is meaningless and should be Ignored.

## 23.5 Enumeration Type Documentation

### 23.5.1 anonymous enum

Enumerator

*kStatus\_MCAN\_TxBusy* Tx Buffer is Busy.  
*kStatus\_MCAN\_TxIdle* Tx Buffer is Idle.  
*kStatus\_MCAN\_RxBusy* Rx Buffer is Busy.  
*kStatus\_MCAN\_RxIdle* Rx Buffer is Idle.  
*kStatus\_MCAN\_RxFifo0New* New message written to Rx FIFO 0.  
*kStatus\_MCAN\_RxFifo0Idle* Rx FIFO 0 is Idle.  
*kStatus\_MCAN\_RxFifo0Watermark* Rx FIFO 0 fill level reached watermark.  
*kStatus\_MCAN\_RxFifo0Full* Rx FIFO 0 full.  
*kStatus\_MCAN\_RxFifo0Lost* Rx FIFO 0 message lost.  
*kStatus\_MCAN\_RxFifo1New* New message written to Rx FIFO 1.  
*kStatus\_MCAN\_RxFifo1Idle* Rx FIFO 1 is Idle.  
*kStatus\_MCAN\_RxFifo1Watermark* Rx FIFO 1 fill level reached watermark.  
*kStatus\_MCAN\_RxFifo1Full* Rx FIFO 1 full.  
*kStatus\_MCAN\_RxFifo1Lost* Rx FIFO 1 message lost.  
*kStatus\_MCAN\_RxFifo0Busy* Rx FIFO 0 is busy.  
*kStatus\_MCAN\_RxFifo1Busy* Rx FIFO 1 is busy.  
*kStatus\_MCAN\_ErrorStatus* MCAN Module Error and Status.  
*kStatus\_MCAN\_UnHandled* UnHandled Interrupt asserted.

### 23.5.2 enum \_mcan\_flags

This provides constants for the MCAN status flags for use in the MCAN functions. Note: The CPU read action clears MCAN\_ErrorFlag, therefore user need to read MCAN\_ErrorFlag and distinguish which error is occur using \_mcan\_error\_flags enumerations.

Enumerator

*kMCAN\_AccesstoRsvdFlag* CAN Synchronization Status.  
*kMCAN\_ProtocolErrDIntFlag* Tx Warning Interrupt Flag.  
*kMCAN\_ProtocolErrAIntFlag* Rx Warning Interrupt Flag.  
*kMCAN\_BusOffIntFlag* Tx Error Warning Status.  
*kMCAN\_ErrorWarningIntFlag* Rx Error Warning Status.  
*kMCAN\_ErrorPassiveIntFlag* Rx Error Warning Status.

### 23.5.3 enum \_mcan\_rx\_fifo\_flags

The MCAN Rx FIFO Status enumerations are used to determine the status of the Rx FIFO.

## Enumerator

*kMCAN\_RxFifo0NewFlag* Rx FIFO 0 new message flag.  
*kMCAN\_RxFifo0WatermarkFlag* Rx FIFO 0 watermark reached flag.  
*kMCAN\_RxFifo0FullFlag* Rx FIFO 0 full flag.  
*kMCAN\_RxFifo0LostFlag* Rx FIFO 0 message lost flag.  
*kMCAN\_RxFifo1NewFlag* Rx FIFO 0 new message flag.  
*kMCAN\_RxFifo1WatermarkFlag* Rx FIFO 0 watermark reached flag.  
*kMCAN\_RxFifo1FullFlag* Rx FIFO 0 full flag.  
*kMCAN\_RxFifo1LostFlag* Rx FIFO 0 message lost flag.

### 23.5.4 enum \_mcan\_tx\_flags

The MCAN Tx Status enumerations are used to determine the status of the Tx Buffer/Event FIFO.

## Enumerator

*kMCAN\_TxTransmitCompleteFlag* Transmission completed flag.  
*kMCAN\_TxTransmitCancelFinishFlag* Transmission cancellation finished flag.  
*kMCAN\_TxEventFifoLostFlag* Tx Event FIFO element lost.  
*kMCAN\_TxEventFifoFullFlag* Tx Event FIFO full.  
*kMCAN\_TxEventFifoWatermarkFlag* Tx Event FIFO fill level reached watermark.  
*kMCAN\_TxEventFifoNewFlag* Tx Handler wrote Tx Event FIFO element flag.  
*kMCAN\_TxEventFifoEmptyFlag* Tx FIFO empty flag.

### 23.5.5 enum \_mcan\_interrupt\_enable

This structure contains the settings for all of the MCAN Module interrupt configurations.

## Enumerator

*kMCAN\_BusOffInterruptEnable* Bus Off interrupt.  
*kMCAN\_ErrorInterruptEnable* Error interrupt.  
*kMCAN\_WarningInterruptEnable* Rx Warning interrupt.

### 23.5.6 enum mcan\_frame\_idformat\_t

## Enumerator

*kMCAN\_FrameIDStandard* Standard frame format attribute.  
*kMCAN\_FrameIDExtend* Extend frame format attribute.

### 23.5.7 enum mcan\_frame\_type\_t

Enumerator

*kMCAN\_FrameTypeData* Data frame type attribute.

*kMCAN\_FrameTypeRemote* Remote frame type attribute.

### 23.5.8 enum mcan\_bytes\_in\_datafield\_t

Enumerator

*kMCAN\_8ByteDatafield* 8 byte data field.

*kMCAN\_12ByteDatafield* 12 byte data field.

*kMCAN\_16ByteDatafield* 16 byte data field.

*kMCAN\_20ByteDatafield* 20 byte data field.

*kMCAN\_24ByteDatafield* 24 byte data field.

*kMCAN\_32ByteDatafield* 32 byte data field.

*kMCAN\_48ByteDatafield* 48 byte data field.

*kMCAN\_64ByteDatafield* 64 byte data field.

### 23.5.9 enum mcan\_fifo\_type\_t

Enumerator

*kMCAN\_Fifo0* CAN Rx FIFO 0.

*kMCAN\_Fifo1* CAN Rx FIFO 1.

### 23.5.10 enum mcan\_fifo\_opmode\_config\_t

Enumerator

*kMCAN\_FifoBlocking* FIFO blocking mode.

*kMCAN\_FifoOverwrite* FIFO overwrite mode.

### 23.5.11 enum mcan\_txmode\_config\_t

Enumerator

*kMCAN\_txFifo* Tx FIFO operation.

*kMCAN\_txQueue* Tx Queue operation.

### 23.5.12 enum mcan\_remote\_frame\_config\_t

Enumerator

- kMCAN\_filterFrame* Filter remote frames.
- kMCAN\_rejectFrame* Reject all remote frames.

### 23.5.13 enum mcan\_nonmasking\_frame\_config\_t

Enumerator

- kMCAN\_acceptinFifo0* Accept non-masking frames in Rx FIFO 0.
- kMCAN\_acceptinFifo1* Accept non-masking frames in Rx FIFO 1.
- kMCAN\_reject0* Reject non-masking frames.
- kMCAN\_reject1* Reject non-masking frames.

### 23.5.14 enum mcan\_fec\_config\_t

Enumerator

- kMCAN\_disable* Disable filter element.
- kMCAN\_storeinFifo0* Store in Rx FIFO 0 if filter matches.
- kMCAN\_storeinFifo1* Store in Rx FIFO 1 if filter matches.
- kMCAN\_reject* Reject ID if filter matches.
- kMCAN\_setprio* Set priority if filter matches.
- kMCAN\_setprioFifo0* Set priority and store in FIFO 0 if filter matches.
- kMCAN\_setprioFifo1* Set priority and store in FIFO 1 if filter matches.
- kMCAN\_storeinbuffer* Store into Rx Buffer or as debug message.

### 23.5.15 enum mcan\_filter\_type\_t

Enumerator

- kMCAN\_range* Range filter from SFID1 to SFID2.
- kMCAN\_dual* Dual ID filter for SFID1 or SFID2.
- kMCAN\_classic* Classic filter: SFID1 = filter, SFID2 = mask.
- kMCAN\_disableORrange2* Filter element disabled for standard filter or Range filter, XIDAM mask not applied for extended filter.

## 23.6 Function Documentation

### 23.6.1 void MCAN\_Init ( CAN\_Type \* *base*, const mcan\_config\_t \* *config*, uint32\_t *sourceClock\_Hz* )

This function initializes the MCAN module with user-defined settings. This example shows how to set up the `mcan_config_t` parameters and how to call the `MCAN_Init` function by passing in these parameters.

```
*  mcan_config_t config;
*  config->baudRateA = 500000U;
*  config->baudRateD = 1000000U;
*  config->enableCanfdNormal = false;
*  config->enableCanfdSwitch = false;
*  config->enableLoopBackInt = false;
*  config->enableLoopBackExt = false;
*  config->enableBusMon = false;
*  MCAN_Init(CANFD0, &config, 8000000UL);
*
```

Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	Pointer to the user-defined configuration structure.
<i>sourceClock_Hz</i>	MCAN Protocol Engine clock source frequency in Hz.

### 23.6.2 void MCAN\_Deinit ( CAN\_Type \* *base* )

This function deinitializes the MCAN module.

Parameters

<i>base</i>	MCAN peripheral base address.
-------------	-------------------------------

### 23.6.3 void MCAN\_GetDefaultConfig ( mcan\_config\_t \* *config* )

This function initializes the MCAN configuration structure to default values. The default values are as follows. `config->baudRateA = 500000U`; `config->baudRateD = 1000000U`; `config->enableCanfdNormal = false`; `config->enableCanfdSwitch = false`; `config->enableLoopBackInt = false`; `config->enableLoopBackExt = false`; `config->enableBusMon = false`;



## Parameters

<i>config</i>	Pointer to the MCAN configuration structure.
---------------	----------------------------------------------

#### 23.6.4 static void MCAN\_EnterInitialMode ( CAN\_Type \* *base* ) [inline], [static]

After enter initialization mode, users can write access to the protected configuration registers.

## Parameters

<i>base</i>	MCAN peripheral base address.
-------------	-------------------------------

#### 23.6.5 static void MCAN\_EnterNormalMode ( CAN\_Type \* *base* ) [inline], [static]

After initialization, INIT bit in CCCR register must be cleared to enter normal mode thus synchronizes to the CAN bus and ready for communication.

## Parameters

<i>base</i>	MCAN peripheral base address.
-------------	-------------------------------

#### 23.6.6 static void MCAN\_SetMsgRAMBase ( CAN\_Type \* *base*, uint32\_t *value* ) [inline], [static]

This function sets the Message RAM base address.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>value</i>	Desired Message RAM base.

#### 23.6.7 static uint32\_t MCAN\_GetMsgRAMBase ( CAN\_Type \* *base* ) [inline], [static]

This function gets the Message RAM base address.

## Parameters

<i>base</i>	MCAN peripheral base address.
-------------	-------------------------------

## Returns

Message RAM base address.

### 23.6.8 **bool MCAN\_CalculateImprovedTimingValues ( uint32\_t *baudRate*, uint32\_t *sourceClock\_Hz*, mcan\_timing\_config\_t \* *pconfig* )**

## Parameters

<i>baudRate</i>	The classical CAN speed in bps defined by user
<i>sourceClock_Hz</i>	The Source clock data speed in bps. Zero to disable baudrate switching
<i>pconfig</i>	Pointer to the MCAN timing configuration structure.

## Returns

TRUE if timing configuration found, FALSE if failed to find configuration

### 23.6.9 **void MCAN\_SetArbitrationTimingConfig ( CAN\_Type \* *base*, const mcan\_timing\_config\_t \* *config* )**

This function gives user settings to CAN bus timing characteristic. The function is for an experienced user. For less experienced users, call the [MCAN\\_Init\(\)](#) and fill the baud rate field with a desired value. This provides the default arbitration phase timing characteristics.

Note that calling [MCAN\\_SetArbitrationTimingConfig\(\)](#) overrides the baud rate set in [MCAN\\_Init\(\)](#).

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	Pointer to the timing configuration structure.

### 23.6.10 **status\_t MCAN\_SetBaudRate ( CAN\_Type \* *base*, uint32\_t *sourceClock\_Hz*, uint32\_t *baudRate\_Bps* )**

This function set the baud rate of MCAN base on [MCAN\\_CalculateImprovedTimingValues\(\)](#) API calculated timing values.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>sourceClock_Hz</i>	Source Clock in Hz.
<i>baudRate_Bps</i>	Baud Rate in Bps.

## Returns

kStatus\_Success - Set CAN baud rate (only has Nominal phase) successfully.

### 23.6.11 **bool MCAN\_FDCalculateImprovedTimingValues ( uint32\_t *baudRate*, uint32\_t *baudRateFD*, uint32\_t *sourceClock\_Hz*, mcan\_timing\_config\_t \* *pconfig* )**

## Parameters

<i>baudRate</i>	The CANFD bus control speed in bps defined by user
<i>baudRateFD</i>	The CANFD bus data speed in bps defined by user
<i>sourceClock_Hz</i>	The Source clock data speed in bps.
<i>pconfig</i>	Pointer to the MCAN timing configuration structure.

## Returns

TRUE if timing configuration found, FALSE if failed to find configuration

### 23.6.12 **status\_t MCAN\_SetBaudRateFD ( CAN\_Type \* *base*, uint32\_t *sourceClock\_Hz*, uint32\_t *baudRateN\_Bps*, uint32\_t *baudRateD\_Bps* )**

This function set the baud rate of MCAN FD base on MCAN\_FDCalculateImprovedTimingValues API calculated timing values.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>sourceClock_- Hz</i>	Source Clock in Hz.
<i>baudRateN_- Bps</i>	Nominal Baud Rate in Bps.
<i>baudRateD_- Bps</i>	Data Baud Rate in Bps.

## Returns

kStatus\_Success - Set CAN FD baud rate (include Nominal and Data phase) successfully.

### 23.6.13 void MCAN\_SetDataTimingConfig ( CAN\_Type \* *base*, const *mcan\_timing\_config\_t* \* *config* )

This function gives user settings to CAN bus timing characteristic. The function is for an experienced user. For less experienced users, call the [MCAN\\_Init\(\)](#) and fill the baud rate field with a desired value. This provides the default data phase timing characteristics.

Note that calling [MCAN\\_SetArbitrationTimingConfig\(\)](#) overrides the baud rate set in [MCAN\\_Init\(\)](#).

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	Pointer to the timing configuration structure.

### 23.6.14 void MCAN\_SetRxFifo0Config ( CAN\_Type \* *base*, const *mcan\_rx\_fifo\_config\_t* \* *config* )

This function sets start address, element size, watermark, operation mode and datafield size of the receive fifo 0.

## Parameters

<i>base</i>	MCAN peripheral base address.
-------------	-------------------------------

<i>config</i>	The receive fifo 0 configuration structure.
---------------	---------------------------------------------

### 23.6.15 void MCAN\_SetRxFifo1Config ( CAN\_Type \* *base*, const mcan\_rx\_fifo\_config\_t \* *config* )

This function sets start address, element size, watermark, operation mode and datafield size of the receive fifo 1.

Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The receive fifo 1 configuration structure.

### 23.6.16 void MCAN\_SetRxBufferConfig ( CAN\_Type \* *base*, const mcan\_rx\_buffer\_config\_t \* *config* )

This function sets start address and datafield size of the receive buffer.

Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The receive buffer configuration structure.

### 23.6.17 void MCAN\_SetTxEventFifoConfig ( CAN\_Type \* *base*, const mcan\_tx\_fifo\_config\_t \* *config* )

This function sets start address, element size, watermark of the transmit event fifo.

Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The transmit event fifo configuration structure.

### 23.6.18 void MCAN\_SetTxBufferConfig ( CAN\_Type \* *base*, const mcan\_tx\_buffer\_config\_t \* *config* )

This function sets start address, element size, fifo/queue mode and datafield size of the transmit buffer.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The transmit buffer configuration structure.

### 23.6.19 void MCAN\_SetFilterConfig ( CAN\_Type \* *base*, const mcan\_frame\_filter\_config\_t \* *config* )

This function sets remote and non masking frames in global filter configuration, also the start address, list size in standard/extended ID filter configuration.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The MCAN filter configuration.

### 23.6.20 status\_t MCAN\_SetMessageRamConfig ( CAN\_Type \* *base*, const mcan\_memory\_config\_t \* *config* )

## Note

This function include Standard/extended ID filter, Rx FIFO 0/1, Rx buffer, Tx event FIFO and Tx buffer configurations

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The MCAN filter configuration.

## Return values

<i>kStatus_Success</i>	- Message RAM related configuration Successfully.
<i>kStatus_Fail</i>	- Message RAM related configure fail due to wrong address parameter.

### 23.6.21 void MCAN\_SetSTDFilterElement ( CAN\_Type \* *base*, const mcan\_frame\_filter\_config\_t \* *config*, const mcan\_std\_filter\_element\_config\_t \* *filter*, uint8\_t *idx* )

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The MCAN filter configuration.
<i>filter</i>	The MCAN standard message ID filter element configuration.
<i>idx</i>	The standard message ID filter element index.

**23.6.22** `void MCAN_SetEXTFilterElement ( CAN_Type * base, const mcan_frame_filter_config_t * config, const mcan_ext_filter_element_config_t * filter, uint8_t idx )`

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>config</i>	The MCAN filter configuration.
<i>filter</i>	The MCAN extended message ID filter element configuration.
<i>idx</i>	The extended message ID filter element index.

**23.6.23** `static uint32_t MCAN_GetStatusFlag ( CAN_Type * base, uint32_t mask )`  
**[inline], [static]**

This function gets all MCAN interrupt status flags.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>mask</i>	The ORed MCAN interrupt mask.

## Returns

MCAN status flags which are ORed.

**23.6.24** `static void MCAN_ClearStatusFlag ( CAN_Type * base, uint32_t mask )`  
**[inline], [static]**

This function clears MCAN interrupt status flags.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>mask</i>	The ORed MCAN interrupt mask.

### 23.6.25 static bool MCAN\_GetRxBufferStatusFlag ( CAN\_Type \* *base*, uint8\_t *idx* ) [inline], [static]

This function gets new data flag of specific Rx Buffer.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	Rx Buffer index.

## Returns

Rx Buffer new data status flag.

### 23.6.26 static void MCAN\_ClearRxBufferStatusFlag ( CAN\_Type \* *base*, uint8\_t *idx* ) [inline], [static]

This function clears new data flag of specific Rx Buffer.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	Rx Buffer index.

### 23.6.27 static void MCAN\_EnableInterrupts ( CAN\_Type \* *base*, uint32\_t *line*, uint32\_t *mask* ) [inline], [static]

This function enables the MCAN interrupts according to the provided interrupt line and mask. The mask is a logical OR of enumeration members.



## Parameters

<i>base</i>	MCAN peripheral base address.
<i>line</i>	Interrupt line number, 0 or 1.
<i>mask</i>	The interrupts to enable.

**23.6.28 static void MCAN\_EnableTransmitBufferInterrupts ( CAN\_Type \* *base*, uint8\_t *idx* ) [inline], [static]**

This function enables the MCAN Tx Buffer interrupts.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	Tx Buffer index.

**23.6.29 static void MCAN\_DisableTransmitBufferInterrupts ( CAN\_Type \* *base*, uint8\_t *idx* ) [inline], [static]**

This function disables the MCAN Tx Buffer interrupts.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	Tx Buffer index.

**23.6.30 static void MCAN\_DisableInterrupts ( CAN\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

This function disables the MCAN interrupts according to the provided mask. The mask is a logical OR of enumeration members.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>mask</i>	The interrupts to disable.

### 23.6.31 `uint32_t MCAN_IsTransmitRequestPending ( CAN_Type * base, uint8_t idx )`

This function returns Tx Message Buffer transmission request pending status.

Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	The MCAN Tx Buffer index.

### 23.6.32 `uint32_t MCAN_IsTransmitOccurred ( CAN_Type * base, uint8_t idx )`

This function returns Tx Message Buffer transmission occurred status.

Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	The MCAN Tx Buffer index.

### 23.6.33 `status_t MCAN_WriteTxBuffer ( CAN_Type * base, uint8_t idx, const mcan_tx_buffer_frame_t * pTxFrame )`

This function writes a CAN Message to the specified Transmit Message Buffer and changes the Message Buffer state to start CAN Message transmit. After that the function returns immediately.

Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	The MCAN Tx Buffer index.
<i>pTxFrame</i>	Pointer to CAN message frame to be sent.

**23.6.34** `status_t MCAN_ReadRxBuffer ( CAN_Type * base, uint8_t idx,  
mcan_rx_buffer_frame_t * pRxFrame )`

This function reads a CAN message from the Rx Buffer in the Message RAM.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	The MCAN Rx Buffer index.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

## Return values

<i>kStatus_Success</i>	- Read Message from Rx Buffer successfully.
------------------------	---------------------------------------------

### 23.6.35 **status\_t MCAN\_ReadRxFifo ( CAN\_Type \* *base*, uint8\_t *fifoBlock*, mcan\_rx\_buffer\_frame\_t \* *pRxFrame* )**

This function reads a CAN message from the Rx FIFO in the Message RAM.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>fifoBlock</i>	Rx FIFO block 0 or 1.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

## Return values

<i>kStatus_Success</i>	- Read Message from Rx FIFO successfully.
------------------------	-------------------------------------------

### 23.6.36 **static void MCAN\_TransmitAddRequest ( CAN\_Type \* *base*, uint8\_t *idx* ) [inline], [static]**

This function add sending request to corresponding Tx Buffer.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	Tx Buffer index.

### 23.6.37 **static void MCAN\_TransmitCancelRequest ( CAN\_Type \* *base*, uint8\_t *idx* ) [inline], [static]**

This function clears Tx buffer request pending bit.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>idx</i>	Tx Buffer index.

### 23.6.38 **status\_t MCAN\_TransferSendBlocking ( CAN\_Type \* *base*, uint8\_t *idx*, mcan\_tx\_buffer\_frame\_t \* *pTxFrame* )**

Note that a transfer handle does not need to be created before calling this API.

## Parameters

<i>base</i>	MCAN peripheral base pointer.
<i>idx</i>	The MCAN buffer index.
<i>pTxFrame</i>	Pointer to CAN message frame to be sent.

## Return values

<i>kStatus_Success</i>	- Write Tx Message Buffer Successfully.
<i>kStatus_Fail</i>	- Tx Message Buffer is currently in use.

### 23.6.39 **status\_t MCAN\_TransferReceiveBlocking ( CAN\_Type \* *base*, uint8\_t *idx*, mcan\_rx\_buffer\_frame\_t \* *pRxFrame* )**

Note that a transfer handle does not need to be created before calling this API.

## Parameters

<i>base</i>	MCAN peripheral base pointer.
<i>idx</i>	The MCAN buffer index.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

## Return values

<i>kStatus_Success</i>	- Read Rx Message Buffer Successfully.
------------------------	----------------------------------------

<i>kStatus_Fail</i>	- No new message.
---------------------	-------------------

#### 23.6.40 **status\_t MCAN\_TransferReceiveFifoBlocking ( CAN\_Type \* *base*, uint8\_t *fifoBlock*, mcan\_rx\_buffer\_frame\_t \* *pRxFrame* )**

Note that a transfer handle does not need to be created before calling this API.

Parameters

<i>base</i>	MCAN peripheral base pointer.
<i>fifoBlock</i>	Rx FIFO block, 0 or 1.
<i>pRxFrame</i>	Pointer to CAN message frame structure for reception.

Return values

<i>kStatus_Success</i>	- Read Message from Rx FIFO successfully.
<i>kStatus_Fail</i>	- No new message in Rx FIFO.

#### 23.6.41 **void MCAN\_TransferCreateHandle ( CAN\_Type \* *base*, mcan\_handle\_t \* *handle*, mcan\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the MCAN handle, which can be used for other MCAN transactional APIs. Usually, for a specified MCAN instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	MCAN peripheral base address.
<i>handle</i>	MCAN handle pointer.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

#### 23.6.42 **status\_t MCAN\_TransferSendNonBlocking ( CAN\_Type \* *base*, mcan\_handle\_t \* *handle*, mcan\_buffer\_transfer\_t \* *xfer* )**

This function sends a message using IRQ. This is a non-blocking function, which returns right away. When messages have been sent out, the send callback function is called.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>handle</i>	MCAN handle pointer.
<i>xfer</i>	MCAN Buffer transfer structure. See the <a href="#">mcan_buffer_transfer_t</a> .

## Return values

<i>kStatus_Success</i>	Start Tx Buffer sending process successfully.
<i>kStatus_Fail</i>	Write Tx Buffer failed.
<i>kStatus_MCAN_TxBusy</i>	Tx Buffer is in use.

### 23.6.43 **status\_t MCAN\_TransferReceiveFifoNonBlocking ( CAN\_Type \* *base*, uint8\_t *fifoBlock*, mcan\_handle\_t \* *handle*, mcan\_fifo\_transfer\_t \* *xfer* )**

This function receives a message using IRQ. This is a non-blocking function, which returns right away. When all messages have been received, the receive callback function is called.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>handle</i>	MCAN handle pointer.
<i>fifoBlock</i>	Rx FIFO block, 0 or 1.
<i>xfer</i>	MCAN Rx FIFO transfer structure. See the <a href="#">mcan_fifo_transfer_t</a> .

## Return values

<i>kStatus_Success</i>	- Start Rx FIFO receiving process successfully.
<i>kStatus_MCAN_RxFifo0-Busy</i>	- Rx FIFO 0 is currently in use.
<i>kStatus_MCAN_RxFifo1-Busy</i>	- Rx FIFO 1 is currently in use.

### 23.6.44 **void MCAN\_TransferAbortSend ( CAN\_Type \* *base*, mcan\_handle\_t \* *handle*, uint8\_t *bufferIdx* )**

This function aborts the interrupt driven message send process.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>handle</i>	MCAN handle pointer.
<i>bufferIdx</i>	The MCAN Buffer index.

### 23.6.45 void MCAN\_TransferAbortReceiveFifo ( CAN\_Type \* *base*, uint8\_t *fifoBlock*, mcan\_handle\_t \* *handle* )

This function aborts the interrupt driven message receive from Rx FIFO process.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>fifoBlock</i>	MCAN Fifo block, 0 or 1.
<i>handle</i>	MCAN handle pointer.

### 23.6.46 void MCAN\_TransferHandleIRQ ( CAN\_Type \* *base*, mcan\_handle\_t \* *handle* )

This function handles the MCAN Error, the Buffer, and the Rx FIFO IRQ request.

## Parameters

<i>base</i>	MCAN peripheral base address.
<i>handle</i>	MCAN handle pointer.



## Chapter 24

# MRT: Multi-Rate Timer

### 24.1 Overview

The MCUXpresso SDK provides a driver for the Multi-Rate Timer (MRT) of MCUXpresso SDK devices.

### 24.2 Function groups

The MRT driver supports operating the module as a time counter.

#### 24.2.1 Initialization and deinitialization

The function [MRT\\_Init\(\)](#) initializes the MRT with specified configurations. The function [MRT\\_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the MRT operating mode.

The function [MRT\\_Deinit\(\)](#) stops the MRT timers and disables the module clock.

#### 24.2.2 Timer period Operations

The function [MRT\\_UpdateTimerPeriod\(\)](#) is used to update the timer period in units of count. The new value is immediately loaded or will be loaded at the end of the current time interval.

The function [MRT\\_GetCurrentTimerCount\(\)](#) reads the current timer counting value. This function returns the real-time timer counting value, in a range from 0 to a timer period.

The timer period operation functions takes the count value in ticks. The user can call the utility macros provided in `fsl_common.h` to convert to microseconds or milliseconds

#### 24.2.3 Start and Stop timer operations

The function [MRT\\_StartTimer\(\)](#) starts the timer counting. After calling this function, the timer loads the period value, counts down to 0 and depending on the timer mode it either loads the respective start value again or stop. When the timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

The function [MRT\\_StopTimer\(\)](#) stops the timer counting.

## 24.2.4 Get and release channel

These functions can be used to reserve and release a channel. The function [MRT\\_GetIdleChannel\(\)](#) finds the available channel. This function returns the lowest available channel number. The function [MRT\\_ReleaseChannel\(\)](#) release the channel when the timer is using the multi-task mode. In multi-task mode, the INUSE flags allow more control over when MRT channels are released for further use.

## 24.2.5 Status

Provides functions to get and clear the PIT status.

## 24.2.6 Interrupt

Provides functions to enable/disable PIT interrupts and get current enabled interrupts.

## 24.3 Typical use case

### 24.3.1 MRT tick example

Updates the MRT period and toggles an LED periodically. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mrt`

## Files

- file [fsl\\_mrt.h](#)

## Data Structures

- struct [mrt\\_config\\_t](#)  
*MRT configuration structure. [More...](#)*

## Enumerations

- enum [mrt\\_chnl\\_t](#) {  
  [kMRT\\_Channel\\_0](#) = 0U,  
  [kMRT\\_Channel\\_1](#),  
  [kMRT\\_Channel\\_2](#),  
  [kMRT\\_Channel\\_3](#) }  
  *List of MRT channels.*
- enum [mrt\\_timer\\_mode\\_t](#) {  
  [kMRT\\_RepeatMode](#) = (0 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT),  
  [kMRT\\_OneShotMode](#) = (1 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT),  
  [kMRT\\_OneShotStallMode](#) = (2 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT) }  
  *List of MRT timer modes.*

- enum `mrt_interrupt_enable_t` { `kMRT_TimerInterruptEnable` = `MRT_CHANNEL_CTRL_INTEN_MASK` }  
*List of MRT interrupts.*
- enum `mrt_status_flags_t` {  
    `kMRT_TimerInterruptFlag` = `MRT_CHANNEL_STAT_INTFLAG_MASK`,  
    `kMRT_TimerRunFlag` = `MRT_CHANNEL_STAT_RUN_MASK` }  
*List of MRT status flags.*

## Driver version

- #define `FSL_MRT_DRIVER_VERSION` (`MAKE_VERSION`(2, 0, 3))  
*Version 2.0.3.*

## Initialization and deinitialization

- void `MRT_Init` (`MRT_Type` \*base, const `mrt_config_t` \*config)  
*Ungates the MRT clock and configures the peripheral for basic operation.*
- void `MRT_Deinit` (`MRT_Type` \*base)  
*Gate the MRT clock.*
- static void `MRT_GetDefaultConfig` (`mrt_config_t` \*config)  
*Fill in the MRT config struct with the default settings.*
- static void `MRT_SetupChannelMode` (`MRT_Type` \*base, `mrt_chnl_t` channel, const `mrt_timer_mode_t` mode)  
*Sets up an MRT channel mode.*

## Interrupt Interface

- static void `MRT_EnableInterrupts` (`MRT_Type` \*base, `mrt_chnl_t` channel, uint32\_t mask)  
*Enables the MRT interrupt.*
- static void `MRT_DisableInterrupts` (`MRT_Type` \*base, `mrt_chnl_t` channel, uint32\_t mask)  
*Disables the selected MRT interrupt.*
- static uint32\_t `MRT_GetEnabledInterrupts` (`MRT_Type` \*base, `mrt_chnl_t` channel)  
*Gets the enabled MRT interrupts.*

## Status Interface

- static uint32\_t `MRT_GetStatusFlags` (`MRT_Type` \*base, `mrt_chnl_t` channel)  
*Gets the MRT status flags.*
- static void `MRT_ClearStatusFlags` (`MRT_Type` \*base, `mrt_chnl_t` channel, uint32\_t mask)  
*Clears the MRT status flags.*

## Read and Write the timer period

- void `MRT_UpdateTimerPeriod` (`MRT_Type` \*base, `mrt_chnl_t` channel, uint32\_t count, bool immediateLoad)  
*Used to update the timer period in units of count.*
- static uint32\_t `MRT_GetCurrentTimerCount` (`MRT_Type` \*base, `mrt_chnl_t` channel)  
*Reads the current timer counting value.*

## Timer Start and Stop

- static void [MRT\\_StartTimer](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel, uint32\_t count)  
*Starts the timer counting.*
- static void [MRT\\_StopTimer](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel)  
*Stops the timer counting.*

## Get & release channel

- static uint32\_t [MRT\\_GetIdleChannel](#) (MRT\_Type \*base)  
*Find the available channel.*
- static void [MRT\\_ReleaseChannel](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel)  
*Release the channel when the timer is using the multi-task mode.*

## 24.4 Data Structure Documentation

### 24.4.1 struct mrt\_config\_t

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the [MRT\\_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

## Data Fields

- bool [enableMultiTask](#)  
*true: Timers run in multi-task mode; false: Timers run in hardware status mode*

## 24.5 Enumeration Type Documentation

### 24.5.1 enum mrt\_chnl\_t

Enumerator

***kMRT\_Channel\_0*** MRT channel number 0.  
***kMRT\_Channel\_1*** MRT channel number 1.  
***kMRT\_Channel\_2*** MRT channel number 2.  
***kMRT\_Channel\_3*** MRT channel number 3.

### 24.5.2 enum mrt\_timer\_mode\_t

Enumerator

***kMRT\_RepeatMode*** Repeat Interrupt mode.  
***kMRT\_OneShotMode*** One-shot Interrupt mode.  
***kMRT\_OneShotStallMode*** One-shot stall mode.

### 24.5.3 enum mrt\_interrupt\_enable\_t

Enumerator

*kMRT\_TimerInterruptEnable* Timer interrupt enable.

### 24.5.4 enum mrt\_status\_flags\_t

Enumerator

*kMRT\_TimerInterruptFlag* Timer interrupt flag.

*kMRT\_TimerRunFlag* Indicates state of the timer.

## 24.6 Function Documentation

### 24.6.1 void MRT\_Init ( MRT\_Type \* *base*, const mrt\_config\_t \* *config* )

Note

This API should be called at the beginning of the application using the MRT driver.

Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>config</i>	Pointer to user's MRT config structure. If MRT has MULTITASK bit field in MOD-CFG register, param config is useless.

### 24.6.2 void MRT\_Deinit ( MRT\_Type \* *base* )

Parameters

<i>base</i>	Multi-Rate timer peripheral base address
-------------	------------------------------------------

### 24.6.3 static void MRT\_GetDefaultConfig ( mrt\_config\_t \* *config* ) [inline], [static]

The default values are:

```
* config->enableMultiTask = false;
*
```

## Parameters

<i>config</i>	Pointer to user's MRT config structure.
---------------	-----------------------------------------

**24.6.4 static void MRT\_SetupChannelMode ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, const mrt\_timer\_mode\_t *mode* ) [inline], [static]**

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Channel that is being configured.
<i>mode</i>	Timer mode to use for the channel.

**24.6.5 static void MRT\_EnableInterrupts ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]**

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">mrt_interrupt_enable_t</a>

**24.6.6 static void MRT\_DisableInterrupts ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]**

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number
<i>mask</i>	The interrupts to disable. This is a logical OR of members of the enumeration <a href="#">mrt_interrupt_enable_t</a>

**24.6.7 static uint32\_t MRT\_GetEnabledInterrupts ( MRT\_Type \* *base*, mrt\_chnl\_t *channel* ) [inline], [static]**

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [mrt\\_interrupt\\_enable\\_t](#)

#### 24.6.8 static uint32\_t MRT\_GetStatusFlags ( MRT\_Type \* *base*, mrt\_chnl\_t *channel* ) [inline], [static]

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number

## Returns

The status flags. This is the logical OR of members of the enumeration [mrt\\_status\\_flags\\_t](#)

#### 24.6.9 static void MRT\_ClearStatusFlags ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">mrt_status_flags_t</a>

#### 24.6.10 void MRT\_UpdateTimerPeriod ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *count*, bool *immediateLoad* )

The new value will be immediately loaded or will be loaded at the end of the current time interval. For one-shot interrupt mode the new value will be immediately loaded.

## Note

User can call the utility macros provided in fsl\_common.h to convert to ticks

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number
<i>count</i>	Timer period in units of ticks
<i>immediateLoad</i>	true: Load the new value immediately into the TIMER register; false: Load the new value at the end of current timer interval

#### 24.6.11 static uint32\_t MRT\_GetCurrentTimerCount ( MRT\_Type \* *base*, mrt\_chnl\_t *channel* ) [inline], [static]

This function returns the real-time timer counting value, in a range from 0 to a timer period.

## Note

User can call the utility macros provided in fsl\_common.h to convert ticks to usec or msec

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number

## Returns

Current timer counting value in ticks

#### 24.6.12 static void MRT\_StartTimer ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *count* ) [inline], [static]

After calling this function, timers load period value, counts down to 0 and depending on the timer mode it will either load the respective start value again or stop.

## Note

User can call the utility macros provided in fsl\_common.h to convert to ticks



## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number.
<i>count</i>	Timer period in units of ticks. Count can contain the LOAD bit, which control the force load feature.

### 24.6.13 static void MRT\_StopTimer ( MRT\_Type \* *base*, mrt\_chnl\_t *channel* ) [inline], [static]

This function stops the timer from counting.

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number.

### 24.6.14 static uint32\_t MRT\_GetIdleChannel ( MRT\_Type \* *base* ) [inline], [static]

This function returns the lowest available channel number.

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
-------------	------------------------------------------

### 24.6.15 static void MRT\_ReleaseChannel ( MRT\_Type \* *base*, mrt\_chnl\_t *channel* ) [inline], [static]

In multi-task mode, the INUSE flags allow more control over when MRT channels are released for further use. The user can hold on to a channel acquired by calling [MRT\\_GetIdleChannel\(\)](#) for as long as it is needed and release it by calling this function. This removes the need to ask for an available channel for every use.

## Parameters

<i>base</i>	Multi-Rate timer peripheral base address
<i>channel</i>	Timer channel number.

## Chapter 25

# OSTIMER: OS Event Timer Driver

### 25.1 Overview

The MCUXpresso SDK provides a peripheral driver for the OSTIMER module of MCUXpresso SDK devices. OSTIMER driver is created to help user to operate the OSTIMER module. The OSTIMER timer can be used as a low power timer. The APIs can be used to enable the OSTIMER module, initialize it and set the match time, get the current timer count. And the raw value in OS timer register is gray-code type, so both decimal and gray-code format API were added for users. OSTIMER can be used as a wake up source from low power mode.

### 25.2 Function groups

The OSTIMER driver supports operating the module as a time counter.

#### 25.2.1 Initialization and deinitialization

The [OSTIMER\\_Init\(\)](#) function will initialize the OSTIMER and enable the clock for OSTIMER. The [OSTIMER\\_Deinit\(\)](#) function will shut down the bus clock of OSTIMER.

#### 25.2.2 OSTIMER status

The function [OSTIMER\\_GetStatusFlags\(\)](#) will get the current status flag of OSTIMER. The function [OSTIMER\\_ClearStatusFlag\(\)](#) will help clear the status flags.

#### 25.2.3 OSTIMER set match value

For OSTIMER, allow users set the match in two ways, set match value with raw data(gray code) and set the match value with common data(decimal format). [OSTIMER\\_SetMatchRawValue\(\)](#) is used with gray code and [OSTIMER\\_SetMatchValue\(\)](#) is used together with decimal data.

#### 25.2.4 OSTIMER get timer count

The OSTIMER driver allow users to get the timer count in two ways, getting the gray code value by using [OSTIMER\\_GetCaptureRawValue\(\)](#) and getting the decimal data by using [OSTIMER\\_GetCurrentTimerValue\(\)](#).

## 25.3 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ostimer/

### Files

- file [fsl\\_ostimer.h](#)

### Typedefs

- typedef void(\* [ostimer\\_callback\\_t](#) )(void)  
*ostimer callback function.*

### Enumerations

- enum [\\_ostimer\\_flags](#) { [kOSTIMER\\_MatchInterruptFlag](#) = (OSTIMER\_OSEVENT\_CTRL\_OSTIMER\_INTRFLAG\_MASK) }  
*OSTIMER status flags.*

### Driver version

- #define [FSL\\_OSTIMER\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 2, 0))  
*OSTIMER driver version.*

### Initialization and deinitialization

- void [OSTIMER\\_Init](#) (OSTIMER\_Type \*base)  
*Initializes an OSTIMER by turning its bus clock on.*
- void [OSTIMER\\_Deinit](#) (OSTIMER\_Type \*base)  
*Deinitializes a OSTIMER instance.*
- uint64\_t [OSTIMER\\_GrayToDecimal](#) (uint64\_t gray)  
*Translate the value from gray-code to decimal.*
- static uint64\_t [OSTIMER\\_DecimalToGray](#) (uint64\_t dec)  
*Translate the value from decimal to gray-code.*
- uint32\_t [OSTIMER\\_GetStatusFlags](#) (OSTIMER\_Type \*base)  
*Get OSTIMER status Flags.*
- void [OSTIMER\\_ClearStatusFlags](#) (OSTIMER\_Type \*base, uint32\_t mask)  
*Clear Status Interrupt Flags.*
- status\_t [OSTIMER\\_SetMatchRawValue](#) (OSTIMER\_Type \*base, uint64\_t count, [ostimer\\_callback\\_t](#) cb)  
*Set the match raw value for OSTIMER.*
- status\_t [OSTIMER\\_SetMatchValue](#) (OSTIMER\_Type \*base, uint64\_t count, [ostimer\\_callback\\_t](#) cb)  
*Set the match value for OSTIMER.*
- static void [OSTIMER\\_SetMatchRegister](#) (OSTIMER\_Type \*base, uint64\_t value)  
*Set value to OSTIMER MATCH register directly.*
- static void [OSTIMER\\_EnableMatchInterrupt](#) (OSTIMER\_Type \*base)  
*Enable the OSTIMER counter match interrupt.*
- static void [OSTIMER\\_DisableMatchInterrupt](#) (OSTIMER\_Type \*base)  
*Disable the OSTIMER counter match interrupt.*

- static uint64\_t [OSTIMER\\_GetCurrentTimerRawValue](#) (OSTIMER\_Type \*base)  
*Get current timer raw count value from OSTIMER.*
- uint64\_t [OSTIMER\\_GetCurrentTimerValue](#) (OSTIMER\_Type \*base)  
*Get current timer count value from OSTIMER.*
- static uint64\_t [OSTIMER\\_GetCaptureRawValue](#) (OSTIMER\_Type \*base)  
*Get the capture value from OSTIMER.*
- uint64\_t [OSTIMER\\_GetCaptureValue](#) (OSTIMER\_Type \*base)  
*Get the capture value from OSTIMER.*
- void [OSTIMER\\_HandleIRQ](#) (OSTIMER\_Type \*base, [ostimer\\_callback\\_t](#) cb)  
*OS timer interrupt Service Handler.*

## 25.4 Macro Definition Documentation

### 25.4.1 #define FSL\_OSTIMER\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

## 25.5 Typedef Documentation

### 25.5.1 typedef void(\* ostimer\_callback\_t)(void)

## 25.6 Enumeration Type Documentation

### 25.6.1 enum \_ostimer\_flags

Enumerator

***kOSTIMER\_MatchInterruptFlag*** Match interrupt flag bit, sets if the match value was reached.

## 25.7 Function Documentation

### 25.7.1 void OSTIMER\_Init ( OSTIMER\_Type \* *base* )

### 25.7.2 void OSTIMER\_Deinit ( OSTIMER\_Type \* *base* )

This function shuts down OSTIMER bus clock

Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

### 25.7.3 uint64\_t OSTIMER\_GrayToDecimal ( uint64\_t *gray* )

## Parameters

<i>gray</i>	The gray value input.
-------------	-----------------------

## Returns

The decimal value.

#### 25.7.4 static uint64\_t OSTIMER\_DecimalToGray ( uint64\_t *dec* ) [inline], [static]

## Parameters

<i>dec</i>	The decimal value.
------------	--------------------

## Returns

The gray code of the input value.

#### 25.7.5 uint32\_t OSTIMER\_GetStatusFlags ( OSTIMER\_Type \* *base* )

This returns the status flag. Currently, only match interrupt flag can be got.

## Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

## Returns

status register value

#### 25.7.6 void OSTIMER\_ClearStatusFlags ( OSTIMER\_Type \* *base*, uint32\_t *mask* )

This clears intrrupt status flag. Currently, only match interrupt flag can be cleared.

## Parameters

<i>base</i>	OSTIMER peripheral base address.
<i>mask</i>	Clear bit mask.

## Returns

none

### 25.7.7 **status\_t OSTIMER\_SetMatchRawValue ( OSTIMER\_Type \* *base*, uint64\_t *count*, ostimer\_callback\_t *cb* )**

This function will set a match value for OSTIMER with an optional callback. And this callback will be called while the data in dedicated pair match register is equals to the value of central EVTIMER. Please note that, the data format is gray-code, if decimal data was desired, please using [OSTIMER\\_SetMatchValue\(\)](#).

## Parameters

<i>base</i>	OSTIMER peripheral base address.
<i>count</i>	OSTIMER timer match value.(Value is gray-code format)
<i>cb</i>	OSTIMER callback (can be left as NULL if none, otherwise should be a void func(void)).

## Return values

<i>kStatus_Success</i>	- Set match raw value and enable interrupt Successfully.
<i>kStatus_Fail</i>	- Set match raw value fail.

### 25.7.8 **status\_t OSTIMER\_SetMatchValue ( OSTIMER\_Type \* *base*, uint64\_t *count*, ostimer\_callback\_t *cb* )**

This function will set a match value for OSTIMER with an optional callback. And this callback will be called while the data in dedicated pair match register is equals to the value of central OS TIMER.

## Parameters

\_\_\_\_\_

<i>base</i>	OSTIMER peripheral base address.
<i>count</i>	OSTIMER timer match value.(Value is decimal format, and this value will be translate to Gray code internally.)
<i>cb</i>	OSTIMER callback (can be left as NULL if none, otherwise should be a void func(void)).

Return values

<i>kStatus_Success</i>	- Set match value and enable interrupt Successfully.
<i>kStatus_Fail</i>	- Set match value fail.

### 25.7.9 static void OSTIMER\_SetMatchRegister ( OSTIMER\_Type \* *base*, uint64\_t *value* ) [inline], [static]

This function writes the input value to OSTIMER MATCH register directly, it does not touch any other registers. Note that, the data format is gray-code. The function [OSTIMER\\_DecimalToGray](#) could convert decimal value to gray code.

Parameters

<i>base</i>	OSTIMER peripheral base address.
<i>count</i>	OSTIMER timer match value (Value is gray-code format).

### 25.7.10 static void OSTIMER\_EnableMatchInterrupt ( OSTIMER\_Type \* *base* ) [inline], [static]

Enable the timer counter match interrupt. The interrupt happens when OSTIMER counter matches the value in MATCH registers.

Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

### 25.7.11 static void OSTIMER\_DisableMatchInterrupt ( OSTIMER\_Type \* *base* ) [inline], [static]

Disable the timer counter match interrupt. The interrupt happens when OSTIMER counter matches the value in MATCH registers.



## Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

### 25.7.12 static uint64\_t OSTIMER\_GetCurrentTimerRawValue ( OSTIMER\_Type \* *base* ) [inline], [static]

This function will get a gray code type timer count value from OS timer register. The raw value of timer count is gray code format.

## Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

## Returns

Raw value of OSTIMER, gray code format.

### 25.7.13 uint64\_t OSTIMER\_GetCurrentTimerValue ( OSTIMER\_Type \* *base* )

This function will get a decimal timer count value. The RAW value of timer count is gray code format, will be translated to decimal data internally.

## Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

## Returns

Value of OSTIMER which will be formatted to decimal value.

### 25.7.14 static uint64\_t OSTIMER\_GetCaptureRawValue ( OSTIMER\_Type \* *base* ) [inline], [static]

This function will get a captured gray-code value from OSTIMER. The Raw value of timer capture is gray code format.

## Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

## Returns

Raw value of capture register, data format is gray code.

### 25.7.15 uint64\_t OSTIMER\_GetCaptureValue ( OSTIMER\_Type \* *base* )

This function will get a capture decimal-value from OSTIMER. The RAW value of timer capture is gray code format, will be translated to decimal data internally.

## Parameters

<i>base</i>	OSTIMER peripheral base address.
-------------	----------------------------------

## Returns

Value of capture register, data format is decimal.

### 25.7.16 void OSTIMER\_HandleIRQ ( OSTIMER\_Type \* *base*, ostimer\_callback\_t *cb* )

This function handles the interrupt and refers to the callback array in the driver to callback user (as per request in [OSTIMER\\_SetMatchValue\(\)](#)). if no user callback is scheduled, the interrupt will simply be cleared.

## Parameters

<i>base</i>	OS timer peripheral base address.
<i>cb</i>	callback scheduled for this instance of OS timer

## Returns

none

## Chapter 26

# PINT: Pin Interrupt and Pattern Match Driver

### 26.1 Overview

The MCUXpresso SDK provides a driver for the Pin Interrupt and Pattern match (PINT).

It can configure one or more pins to generate a pin interrupt when the pin or pattern match conditions are met. The pins do not have to be configured as gpio pins however they must be connected to PINT via INPUTMUX. Only the pin interrupt or pattern match function can be active for interrupt generation. If the pin interrupt function is enabled then the pattern match function can be used for wakeup via RXEV.

### 26.2 Pin Interrupt and Pattern match Driver operation

[PINT\\_PinInterruptConfig\(\)](#) function configures the pins for pin interrupt.

[PINT\\_PatternMatchConfig\(\)](#) function configures the pins for pattern match.

#### 26.2.1 Pin Interrupt use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pint`

#### 26.2.2 Pattern match use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pint`

### Files

- file [fsl\\_pint.h](#)

### Typedefs

- typedef void(\* [pint\\_cb\\_t](#))([pint\\_pin\\_int\\_t](#) pintr, uint32\_t pmatch\_status)  
*PINT Callback function.*

### Enumerations

- enum [pint\\_pin\\_enable\\_t](#) {  
    [kPINT\\_PinIntEnableNone](#) = 0U,  
    [kPINT\\_PinIntEnableRiseEdge](#) = PINT\_PIN\_RISE\_EDGE,  
    [kPINT\\_PinIntEnableFallEdge](#) = PINT\_PIN\_FALL\_EDGE,  
    [kPINT\\_PinIntEnableBothEdges](#) = PINT\_PIN\_BOTH\_EDGE,  
    [kPINT\\_PinIntEnableLowLevel](#) = PINT\_PIN\_LOW\_LEVEL,  
    [kPINT\\_PinIntEnableHighLevel](#) = PINT\_PIN\_HIGH\_LEVEL }

*PINT Pin Interrupt enable type.*

- enum `pint_pin_int_t` {  
`kPINT_PinInt0` = 0U,  
`kPINT_PinInt1` = 1U,  
`kPINT_PinInt2` = 2U,  
`kPINT_PinInt3` = 3U,  
`kPINT_PinInt4` = 4U,  
`kPINT_PinInt5` = 5U,  
`kPINT_PinInt6` = 6U,  
`kPINT_PinInt7` = 7U,  
`kPINT_SecPinInt0` = 0U,  
`kPINT_SecPinInt1` = 1U }

*PINT Pin Interrupt type.*

- enum `pint_pmatch_input_src_t` {  
`kPINT_PatternMatchInp0Src` = 0U,  
`kPINT_PatternMatchInp1Src` = 1U,  
`kPINT_PatternMatchInp2Src` = 2U,  
`kPINT_PatternMatchInp3Src` = 3U,  
`kPINT_PatternMatchInp4Src` = 4U,  
`kPINT_PatternMatchInp5Src` = 5U,  
`kPINT_PatternMatchInp6Src` = 6U,  
`kPINT_PatternMatchInp7Src` = 7U,  
`kPINT_SecPatternMatchInp0Src` = 0U,  
`kPINT_SecPatternMatchInp1Src` = 1U }

*PINT Pattern Match bit slice input source type.*

- enum `pint_pmatch_bslicet_t` {  
`kPINT_PatternMatchBSlice0` = 0U,  
`kPINT_PatternMatchBSlice1` = 1U,  
`kPINT_PatternMatchBSlice2` = 2U,  
`kPINT_PatternMatchBSlice3` = 3U,  
`kPINT_PatternMatchBSlice4` = 4U,  
`kPINT_PatternMatchBSlice5` = 5U,  
`kPINT_PatternMatchBSlice6` = 6U,  
`kPINT_PatternMatchBSlice7` = 7U,  
`kPINT_SecPatternMatchBSlice0` = 0U,  
`kPINT_SecPatternMatchBSlice1` = 1U }

*PINT Pattern Match bit slice type.*

- enum `pint_pmatch_bslicet_cfg_t` {  
`kPINT_PatternMatchAlways` = 0U,  
`kPINT_PatternMatchStickyRise` = 1U,  
`kPINT_PatternMatchStickyFall` = 2U,  
`kPINT_PatternMatchStickyBothEdges` = 3U,  
`kPINT_PatternMatchHigh` = 4U,  
`kPINT_PatternMatchLow` = 5U,  
`kPINT_PatternMatchNever` = 6U,  
`kPINT_PatternMatchBothEdges` = 7U }

*PINT Pattern Match configuration type.*

## Functions

- void [PINT\\_Init](#) (PINT\_Type \*base)  
*Initialize PINT peripheral.*
- void [PINT\\_PinInterruptConfig](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) intr, [pint\\_pin\\_enable\\_t](#) enable, [pint\\_cb\\_t](#) callback)  
*Configure PINT peripheral pin interrupt.*
- void [PINT\\_PinInterruptGetConfig](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr, [pint\\_pin\\_enable\\_t](#) \*enable, [pint\\_cb\\_t](#) \*callback)  
*Get PINT peripheral pin interrupt configuration.*
- void [PINT\\_PinInterruptClrStatus](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Clear Selected pin interrupt status only when the pin was triggered by edge-sensitive.*
- static uint32\_t [PINT\\_PinInterruptGetStatus](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Get Selected pin interrupt status.*
- void [PINT\\_PinInterruptClrStatusAll](#) (PINT\_Type \*base)  
*Clear all pin interrupts status only when pins were triggered by edge-sensitive.*
- static uint32\_t [PINT\\_PinInterruptGetStatusAll](#) (PINT\_Type \*base)  
*Get all pin interrupts status.*
- static void [PINT\\_PinInterruptClrFallFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Clear Selected pin interrupt fall flag.*
- static uint32\_t [PINT\\_PinInterruptGetFallFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Get selected pin interrupt fall flag.*
- static void [PINT\\_PinInterruptClrFallFlagAll](#) (PINT\_Type \*base)  
*Clear all pin interrupt fall flags.*
- static uint32\_t [PINT\\_PinInterruptGetFallFlagAll](#) (PINT\_Type \*base)  
*Get all pin interrupt fall flags.*
- static void [PINT\\_PinInterruptClrRiseFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Clear Selected pin interrupt rise flag.*
- static uint32\_t [PINT\\_PinInterruptGetRiseFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Get selected pin interrupt rise flag.*
- static void [PINT\\_PinInterruptClrRiseFlagAll](#) (PINT\_Type \*base)  
*Clear all pin interrupt rise flags.*
- static uint32\_t [PINT\\_PinInterruptGetRiseFlagAll](#) (PINT\_Type \*base)  
*Get all pin interrupt rise flags.*
- void [PINT\\_PatternMatchConfig](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice, [pint\\_pmatch\\_cfg\\_t](#) \*cfg)  
*Configure PINT pattern match.*
- void [PINT\\_PatternMatchGetConfig](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice, [pint\\_pmatch\\_cfg\\_t](#) \*cfg)  
*Get PINT pattern match configuration.*
- static uint32\_t [PINT\\_PatternMatchGetStatus](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice)  
*Get pattern match bit slice status.*
- static uint32\_t [PINT\\_PatternMatchGetStatusAll](#) (PINT\_Type \*base)  
*Get status of all pattern match bit slices.*
- uint32\_t [PINT\\_PatternMatchResetDetectLogic](#) (PINT\_Type \*base)  
*Reset pattern match detection logic.*
- static void [PINT\\_PatternMatchEnable](#) (PINT\_Type \*base)  
*Enable pattern match function.*
- static void [PINT\\_PatternMatchDisable](#) (PINT\_Type \*base)

- *Disable pattern match function.*  
static void [PINT\\_PatternMatchEnableRXEV](#) (PINT\_Type \*base)
- *Enable RXEV output.*  
static void [PINT\\_PatternMatchDisableRXEV](#) (PINT\_Type \*base)
- *Disable RXEV output.*  
void [PINT\\_EnableCallback](#) (PINT\_Type \*base)
- *Enable callback.*  
void [PINT\\_DisableCallback](#) (PINT\_Type \*base)
- *Disable callback.*  
void [PINT\\_Deinit](#) (PINT\_Type \*base)
- *Deinitialize PINT peripheral.*  
void [PINT\\_EnableCallbackByIndex](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pinIdx)
- *enable callback by pin index.*  
void [PINT\\_DisableCallbackByIndex](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pinIdx)
- *disable callback by pin index.*

## Driver version

- #define FSL\_PINT\_DRIVER\_VERSION ([MAKE\\_VERSION](#)(2, 1, 12))

## 26.3 Typedef Documentation

### 26.3.1 typedef void(\* pint\_cb\_t)(pint\_pin\_int\_t pintr, uint32\_t pmatch\_status)

## 26.4 Enumeration Type Documentation

### 26.4.1 enum pint\_pin\_enable\_t

Enumerator

- kPINT\_PinIntEnableNone*** Do not generate Pin Interrupt.
- kPINT\_PinIntEnableRiseEdge*** Generate Pin Interrupt on rising edge.
- kPINT\_PinIntEnableFallEdge*** Generate Pin Interrupt on falling edge.
- kPINT\_PinIntEnableBothEdges*** Generate Pin Interrupt on both edges.
- kPINT\_PinIntEnableLowLevel*** Generate Pin Interrupt on low level.
- kPINT\_PinIntEnableHighLevel*** Generate Pin Interrupt on high level.

### 26.4.2 enum pint\_pin\_int\_t

Enumerator

- kPINT\_PinInt0*** Pin Interrupt 0.
- kPINT\_PinInt1*** Pin Interrupt 1.
- kPINT\_PinInt2*** Pin Interrupt 2.
- kPINT\_PinInt3*** Pin Interrupt 3.
- kPINT\_PinInt4*** Pin Interrupt 4.
- kPINT\_PinInt5*** Pin Interrupt 5.

***kPINT\_PinInt6*** Pin Interrupt 6.  
***kPINT\_PinInt7*** Pin Interrupt 7.  
***kPINT\_SecPinInt0*** Secure Pin Interrupt 0.  
***kPINT\_SecPinInt1*** Secure Pin Interrupt 1.

### 26.4.3 enum pint\_pmatch\_input\_src\_t

Enumerator

***kPINT\_PatternMatchInp0Src*** Input source 0.  
***kPINT\_PatternMatchInp1Src*** Input source 1.  
***kPINT\_PatternMatchInp2Src*** Input source 2.  
***kPINT\_PatternMatchInp3Src*** Input source 3.  
***kPINT\_PatternMatchInp4Src*** Input source 4.  
***kPINT\_PatternMatchInp5Src*** Input source 5.  
***kPINT\_PatternMatchInp6Src*** Input source 6.  
***kPINT\_PatternMatchInp7Src*** Input source 7.  
***kPINT\_SecPatternMatchInp0Src*** Input source 0.  
***kPINT\_SecPatternMatchInp1Src*** Input source 1.

### 26.4.4 enum pint\_pmatch\_bslice\_t

Enumerator

***kPINT\_PatternMatchBSlice0*** Bit slice 0.  
***kPINT\_PatternMatchBSlice1*** Bit slice 1.  
***kPINT\_PatternMatchBSlice2*** Bit slice 2.  
***kPINT\_PatternMatchBSlice3*** Bit slice 3.  
***kPINT\_PatternMatchBSlice4*** Bit slice 4.  
***kPINT\_PatternMatchBSlice5*** Bit slice 5.  
***kPINT\_PatternMatchBSlice6*** Bit slice 6.  
***kPINT\_PatternMatchBSlice7*** Bit slice 7.  
***kPINT\_SecPatternMatchBSlice0*** Bit slice 0.  
***kPINT\_SecPatternMatchBSlice1*** Bit slice 1.

### 26.4.5 enum pint\_pmatch\_bslice\_cfg\_t

Enumerator

***kPINT\_PatternMatchAlways*** Always Contributes to product term match.  
***kPINT\_PatternMatchStickyRise*** Sticky Rising edge.

***kPINT\_PatternMatchStickyFall*** Sticky Falling edge.  
***kPINT\_PatternMatchStickyBothEdges*** Sticky Rising or Falling edge.  
***kPINT\_PatternMatchHigh*** High level.  
***kPINT\_PatternMatchLow*** Low level.  
***kPINT\_PatternMatchNever*** Never contributes to product term match.  
***kPINT\_PatternMatchBothEdges*** Either rising or falling edge.

## 26.5 Function Documentation

### 26.5.1 void PINT\_Init ( PINT\_Type \* *base* )

This function initializes the PINT peripheral and enables the clock.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

### 26.5.2 void PINT\_PinInterruptConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *intr*, pint\_pin\_enable\_t *enable*, pint\_cb\_t *callback* )

This function configures a given pin interrupt.

Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>intr</i>	Pin interrupt.
<i>enable</i>	Selects detection logic.
<i>callback</i>	Callback.

Return values

<i>None.</i>	
--------------	--

### 26.5.3 void PINT\_PinInterruptGetConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr*, pint\_pin\_enable\_t \* *enable*, pint\_cb\_t \* *callback* )

This function returns the configuration of a given pin interrupt.



## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>pintr</i>	Pin interrupt.
<i>enable</i>	Pointer to store the detection logic.
<i>callback</i>	Callback.

## Return values

<i>None.</i>	
--------------	--

#### 26.5.4 void PINT\_PinInterruptClrStatus ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* )

This function clears the selected pin interrupt status.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>pintr</i>	Pin interrupt.

## Return values

<i>None.</i>	
--------------	--

#### 26.5.5 static uint32\_t PINT\_PinInterruptGetStatus ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt status.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>pintr</i>	Pin interrupt.

## Return values

---

<i>status</i>	= 0 No pin interrupt request. = 1 Selected Pin interrupt request active.
---------------	--------------------------------------------------------------------------

### 26.5.6 void PINT\_PinInterruptClrStatusAll ( PINT\_Type \* *base* )

This function clears the status of all pin interrupts.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

### 26.5.7 static uint32\_t PINT\_PinInterruptGetStatusAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the status of all pin interrupts.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>status</i>	Each bit position indicates the status of corresponding pin interrupt. = 0 No pin interrupt request. = 1 Pin interrupt request active.
---------------	-------------------------------------------------------------------------------------------------------------------------------------------

### 26.5.8 static void PINT\_PinInterruptClrFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function clears the selected pin interrupt fall flag.

Parameters

---

<i>base</i>	Base address of the PINT peripheral.
<i>pintr</i>	Pin interrupt.

Return values

<i>None.</i>	
--------------	--

### 26.5.9 static uint32\_t PINT\_PinInterruptGetFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt fall flag.

Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>pintr</i>	Pin interrupt.

Return values

<i>flag</i>	= 0 Falling edge has not been detected. = 1 Falling edge has been detected.
-------------	-----------------------------------------------------------------------------

### 26.5.10 static void PINT\_PinInterruptClrFallFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function clears the fall flag for all pin interrupts.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

### 26.5.11 static uint32\_t PINT\_PinInterruptGetFallFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the fall flag of all pin interrupts.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

## Return values

<i>flags</i>	Each bit position indicates the falling edge detection of the corresponding pin interrupt. 0 Falling edge has not been detected. = 1 Falling edge has been detected.
--------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------

### 26.5.12 static void PINT\_PinInterruptClrRiseFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function clears the selected pin interrupt rise flag.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>pintr</i>	Pin interrupt.

## Return values

<i>None.</i>	
--------------	--

### 26.5.13 static uint32\_t PINT\_PinInterruptGetRiseFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt rise flag.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>pintr</i>	Pin interrupt.

## Return values

<i>flag</i>	= 0 Rising edge has not been detected. = 1 Rising edge has been detected.
-------------	---------------------------------------------------------------------------

#### 26.5.14 static void PINT\_PinInterruptClrRiseFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function clears the rise flag for all pin interrupts.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>
--------------

#### 26.5.15 static uint32\_t PINT\_PinInterruptGetRiseFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the rise flag of all pin interrupts.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>flags</i>	Each bit position indicates the rising edge detection of the corresponding pin interrupt. 0 Rising edge has not been detected. = 1 Rising edge has been detected.
--------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------

#### 26.5.16 void PINT\_PatternMatchConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )

This function configures a given pattern match bit slice.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>bslice</i>	Pattern match bit slice number.
<i>cfg</i>	Pointer to bit slice configuration.

## Return values

<i>None.</i>	
--------------	--

### 26.5.17 void PINT\_PatternMatchGetConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )

This function returns the configuration of a given pattern match bit slice.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>bslice</i>	Pattern match bit slice number.
<i>cfg</i>	Pointer to bit slice configuration.

## Return values

<i>None.</i>	
--------------	--

### 26.5.18 static uint32\_t PINT\_PatternMatchGetStatus ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice* ) [inline], [static]

This function returns the status of selected bit slice.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
<i>bslice</i>	Pattern match bit slice number.

## Return values

<i>status</i>	= 0 Match has not been detected. = 1 Match has been detected.
---------------	---------------------------------------------------------------

### 26.5.19 static uint32\_t PINT\_PatternMatchGetStatusAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the status of all bit slices.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>status</i>	Each bit position indicates the match status of corresponding bit slice. = 0 Match has not been detected. = 1 Match has been detected.
---------------	----------------------------------------------------------------------------------------------------------------------------------------

### 26.5.20 uint32\_t PINT\_PatternMatchResetDetectLogic ( PINT\_Type \* *base* )

This function resets the pattern match detection logic if any of the product term is matching.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>pmstatus</i>	Each bit position indicates the match status of corresponding bit slice. = 0 Match was detected. = 1 Match was not detected.
-----------------	------------------------------------------------------------------------------------------------------------------------------

### 26.5.21 static void PINT\_PatternMatchEnable ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match function.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

### 26.5.22 static void PINT\_PatternMatchDisable ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match function.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

### 26.5.23 static void PINT\_PatternMatchEnableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match RXEV output.

Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

### 26.5.24 static void PINT\_PatternMatchDisableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match RXEV output.



## Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

## Return values

<i>None.</i>	
--------------	--

**26.5.25 void PINT\_EnableCallback ( PINT\_Type \* *base* )**

This function enables the interrupt for the selected PINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

## Return values

<i>None.</i>	
--------------	--

**26.5.26 void PINT\_DisableCallback ( PINT\_Type \* *base* )**

This function disables the interrupt for the selected PINT peripheral. Although the pins are still being monitored but the callback function is not called.

## Parameters

<i>base</i>	Base address of the peripheral.
-------------	---------------------------------

## Return values

<i>None.</i>	
--------------	--

**26.5.27 void PINT\_Deinit ( PINT\_Type \* *base* )**

This function disables the PINT clock.

## Parameters

<i>base</i>	Base address of the PINT peripheral.
-------------	--------------------------------------

## Return values

<i>None.</i>	
--------------	--

### 26.5.28 void PINT\_EnableCallbackByIndex ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintIdx* )

This function enables callback by pin index instead of enabling all pins.

## Parameters

<i>base</i>	Base address of the peripheral.
<i>pintIdx</i>	pin index.

## Return values

<i>None.</i>	
--------------	--

### 26.5.29 void PINT\_DisableCallbackByIndex ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintIdx* )

This function disables callback by pin index instead of disabling all pins.

## Parameters

<i>base</i>	Base address of the peripheral.
<i>pintIdx</i>	pin index.

## Return values

<i>None.</i>	
--------------	--

## Chapter 27

# PLU: Programmable Logic Unit

### 27.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Programmable Logic Unit module of MCU-Xpresso SDK devices.

### 27.2 Function groups

The PLU driver supports the creation of small combinatorial and/or sequential logic networks including simple state machines.

#### 27.2.1 Initialization and de-initialization

The function [PLU\\_Init\(\)](#) enables the PLU clock and reset the module.

The function [PIT\\_Deinit\(\)](#) gates the PLU clock.

#### 27.2.2 Set input/output source and Truth Table

The function [PLU\\_SetLutInputSource\(\)](#) sets the input source for the LUT element.

The function [PLU\\_SetOutputSource\(\)](#) sets output source of the PLU module.

The function [PLU\\_SetLutTruthTable\(\)](#) sets the truth table for the LUT element.

#### 27.2.3 Read current Output State

The function [PLU\\_ReadOutputState\(\)](#) reads the current state of the 8 designated PLU Outputs.

#### 27.2.4 Wake-up/Interrupt Control

The function [PLU\\_EnableWakeIntRequest\(\)](#) enables the wake-up/interrupt request on a PLU output pin with a optional configuration to eliminate the glitches. The function [PLU\\_GetDefaultWakeIntConfig\(\)](#) gets the default configuration which can be used in a case with a given [PLU\\_CLKIN](#).

The function [PLU\\_LatchInterrupt\(\)](#) latches the interrupt and it can be cleared by function [PLU\\_ClearLatchedInterrupt\(\)](#).

## 27.3 Typical use case

### 27.3.1 PLU combination example

Create a simple combinatorial logic network to control the LED. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/plu/combination`

#### Enumerations

- enum `plu_lut_index_t` {  
`kPLU_LUT_0 = 0U,`  
`kPLU_LUT_1 = 1U,`  
`kPLU_LUT_2 = 2U,`  
`kPLU_LUT_3 = 3U,`  
`kPLU_LUT_4 = 4U,`  
`kPLU_LUT_5 = 5U,`  
`kPLU_LUT_6 = 6U,`  
`kPLU_LUT_7 = 7U,`  
`kPLU_LUT_8 = 8U,`  
`kPLU_LUT_9 = 9U,`  
`kPLU_LUT_10 = 10U,`  
`kPLU_LUT_11 = 11U,`  
`kPLU_LUT_12 = 12U,`  
`kPLU_LUT_13 = 13U,`  
`kPLU_LUT_14 = 14U,`  
`kPLU_LUT_15 = 15U,`  
`kPLU_LUT_16 = 16U,`  
`kPLU_LUT_17 = 17U,`  
`kPLU_LUT_18 = 18U,`  
`kPLU_LUT_19 = 19U,`  
`kPLU_LUT_20 = 20U,`  
`kPLU_LUT_21 = 21U,`  
`kPLU_LUT_22 = 22U,`  
`kPLU_LUT_23 = 23U,`  
`kPLU_LUT_24 = 24U,`  
`kPLU_LUT_25 = 25U }`  
*Index of LUT.*
- enum `plu_lut_in_index_t` {  
`kPLU_LUT_IN_0 = 0U,`  
`kPLU_LUT_IN_1 = 1U,`  
`kPLU_LUT_IN_2 = 2U,`  
`kPLU_LUT_IN_3 = 3U,`  
`kPLU_LUT_IN_4 = 4U }`  
*Inputs of LUT.*
- enum `plu_lut_input_source_t` {

```

kPLU_LUT_IN_SRC_PLU_IN_0 = 0U,
kPLU_LUT_IN_SRC_PLU_IN_1 = 1U,
kPLU_LUT_IN_SRC_PLU_IN_2 = 2U,
kPLU_LUT_IN_SRC_PLU_IN_3 = 3U,
kPLU_LUT_IN_SRC_PLU_IN_4 = 4U,
kPLU_LUT_IN_SRC_PLU_IN_5 = 5U,
kPLU_LUT_IN_SRC_LUT_OUT_0 = 6U,
kPLU_LUT_IN_SRC_LUT_OUT_1 = 7U,
kPLU_LUT_IN_SRC_LUT_OUT_2 = 8U,
kPLU_LUT_IN_SRC_LUT_OUT_3 = 9U,
kPLU_LUT_IN_SRC_LUT_OUT_4 = 10U,
kPLU_LUT_IN_SRC_LUT_OUT_5 = 11U,
kPLU_LUT_IN_SRC_LUT_OUT_6 = 12U,
kPLU_LUT_IN_SRC_LUT_OUT_7 = 13U,
kPLU_LUT_IN_SRC_LUT_OUT_8 = 14U,
kPLU_LUT_IN_SRC_LUT_OUT_9 = 15U,
kPLU_LUT_IN_SRC_LUT_OUT_10 = 16U,
kPLU_LUT_IN_SRC_LUT_OUT_11 = 17U,
kPLU_LUT_IN_SRC_LUT_OUT_12 = 18U,
kPLU_LUT_IN_SRC_LUT_OUT_13 = 19U,
kPLU_LUT_IN_SRC_LUT_OUT_14 = 20U,
kPLU_LUT_IN_SRC_LUT_OUT_15 = 21U,
kPLU_LUT_IN_SRC_LUT_OUT_16 = 22U,
kPLU_LUT_IN_SRC_LUT_OUT_17 = 23U,
kPLU_LUT_IN_SRC_LUT_OUT_18 = 24U,
kPLU_LUT_IN_SRC_LUT_OUT_19 = 25U,
kPLU_LUT_IN_SRC_LUT_OUT_20 = 26U,
kPLU_LUT_IN_SRC_LUT_OUT_21 = 27U,
kPLU_LUT_IN_SRC_LUT_OUT_22 = 28U,
kPLU_LUT_IN_SRC_LUT_OUT_23 = 29U,
kPLU_LUT_IN_SRC_LUT_OUT_24 = 30U,
kPLU_LUT_IN_SRC_LUT_OUT_25 = 31U,
kPLU_LUT_IN_SRC_FLIPFLOP_0 = 32U,
kPLU_LUT_IN_SRC_FLIPFLOP_1 = 33U,
kPLU_LUT_IN_SRC_FLIPFLOP_2 = 34U,
kPLU_LUT_IN_SRC_FLIPFLOP_3 = 35U }

```

*Available sources of LUT input.*

- enum `plu_output_index_t` {  
`kPLU_OUTPUT_0` = 0U,  
`kPLU_OUTPUT_1` = 1U,  
`kPLU_OUTPUT_2` = 2U,  
`kPLU_OUTPUT_3` = 3U,  
`kPLU_OUTPUT_4` = 4U,  
`kPLU_OUTPUT_5` = 5U,  
`kPLU_OUTPUT_6` = 6U,

```
kPLU_OUTPUT_7 = 7U }
```

*PLU output multiplexer registers.*

- enum `plu_output_source_t` {  
`kPLU_OUT_SRC_LUT_0` = 0U,  
`kPLU_OUT_SRC_LUT_1` = 1U,  
`kPLU_OUT_SRC_LUT_2` = 2U,  
`kPLU_OUT_SRC_LUT_3` = 3U,  
`kPLU_OUT_SRC_LUT_4` = 4U,  
`kPLU_OUT_SRC_LUT_5` = 5U,  
`kPLU_OUT_SRC_LUT_6` = 6U,  
`kPLU_OUT_SRC_LUT_7` = 7U,  
`kPLU_OUT_SRC_LUT_8` = 8U,  
`kPLU_OUT_SRC_LUT_9` = 9U,  
`kPLU_OUT_SRC_LUT_10` = 10U,  
`kPLU_OUT_SRC_LUT_11` = 11U,  
`kPLU_OUT_SRC_LUT_12` = 12U,  
`kPLU_OUT_SRC_LUT_13` = 13U,  
`kPLU_OUT_SRC_LUT_14` = 14U,  
`kPLU_OUT_SRC_LUT_15` = 15U,  
`kPLU_OUT_SRC_LUT_16` = 16U,  
`kPLU_OUT_SRC_LUT_17` = 17U,  
`kPLU_OUT_SRC_LUT_18` = 18U,  
`kPLU_OUT_SRC_LUT_19` = 19U,  
`kPLU_OUT_SRC_LUT_20` = 20U,  
`kPLU_OUT_SRC_LUT_21` = 21U,  
`kPLU_OUT_SRC_LUT_22` = 22U,  
`kPLU_OUT_SRC_LUT_23` = 23U,  
`kPLU_OUT_SRC_LUT_24` = 24U,  
`kPLU_OUT_SRC_LUT_25` = 25U,  
`kPLU_OUT_SRC_FLIPFLOP_0` = 26U,  
`kPLU_OUT_SRC_FLIPFLOP_1` = 27U,  
`kPLU_OUT_SRC_FLIPFLOP_2` = 28U,  
`kPLU_OUT_SRC_FLIPFLOP_3` = 29U }

*Available sources of PLU output.*

## Driver version

- #define `FSL_PLU_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 1)`)  
*Version 2.2.1.*

## Initialization and deinitialization

- void `PLU_Init` (PLU\_Type \*base)  
*Enable the PLU clock and reset the module.*
- void `PLU_Deinit` (PLU\_Type \*base)  
*Gate the PLU clock.*

## Set input/output source and Truth Table

- static void [PLU\\_SetLutInputSource](#) (PLU\_Type \*base, [plu\\_lut\\_index\\_t](#) lutIndex, [plu\\_lut\\_in\\_index\\_t](#) lutInIndex, [plu\\_lut\\_input\\_source\\_t](#) inputSrc)  
*Set Input source of LUT.*
- static void [PLU\\_SetOutputSource](#) (PLU\_Type \*base, [plu\\_output\\_index\\_t](#) outputIndex, [plu\\_output\\_source\\_t](#) outputSrc)  
*Set Output source of PLU.*
- static void [PLU\\_SetLutTruthTable](#) (PLU\_Type \*base, [plu\\_lut\\_index\\_t](#) lutIndex, uint32\_t truthTable)  
*Set Truth Table of LUT.*

## Read current Output State

- static uint32\_t [PLU\\_ReadOutputState](#) (PLU\_Type \*base)  
*Read the current state of the 8 designated PLU Outputs.*

## 27.4 Enumeration Type Documentation

### 27.4.1 enum plu\_lut\_index\_t

Enumerator

***kPLU\_LUT\_0*** 5-input Look-up Table 0  
***kPLU\_LUT\_1*** 5-input Look-up Table 1  
***kPLU\_LUT\_2*** 5-input Look-up Table 2  
***kPLU\_LUT\_3*** 5-input Look-up Table 3  
***kPLU\_LUT\_4*** 5-input Look-up Table 4  
***kPLU\_LUT\_5*** 5-input Look-up Table 5  
***kPLU\_LUT\_6*** 5-input Look-up Table 6  
***kPLU\_LUT\_7*** 5-input Look-up Table 7  
***kPLU\_LUT\_8*** 5-input Look-up Table 8  
***kPLU\_LUT\_9*** 5-input Look-up Table 9  
***kPLU\_LUT\_10*** 5-input Look-up Table 10  
***kPLU\_LUT\_11*** 5-input Look-up Table 11  
***kPLU\_LUT\_12*** 5-input Look-up Table 12  
***kPLU\_LUT\_13*** 5-input Look-up Table 13  
***kPLU\_LUT\_14*** 5-input Look-up Table 14  
***kPLU\_LUT\_15*** 5-input Look-up Table 15  
***kPLU\_LUT\_16*** 5-input Look-up Table 16  
***kPLU\_LUT\_17*** 5-input Look-up Table 17  
***kPLU\_LUT\_18*** 5-input Look-up Table 18  
***kPLU\_LUT\_19*** 5-input Look-up Table 19  
***kPLU\_LUT\_20*** 5-input Look-up Table 20  
***kPLU\_LUT\_21*** 5-input Look-up Table 21  
***kPLU\_LUT\_22*** 5-input Look-up Table 22  
***kPLU\_LUT\_23*** 5-input Look-up Table 23

***kPLU\_LUT\_24*** 5-input Look-up Table 24

***kPLU\_LUT\_25*** 5-input Look-up Table 25

### 27.4.2 enum plu\_lut\_in\_index\_t

5 input present for each LUT.

Enumerator

***kPLU\_LUT\_IN\_0*** LUT input 0.

***kPLU\_LUT\_IN\_1*** LUT input 1.

***kPLU\_LUT\_IN\_2*** LUT input 2.

***kPLU\_LUT\_IN\_3*** LUT input 3.

***kPLU\_LUT\_IN\_4*** LUT input 4.

### 27.4.3 enum plu\_lut\_input\_source\_t

Enumerator

***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_0*** Select PLU input 0 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_1*** Select PLU input 1 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_2*** Select PLU input 2 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_3*** Select PLU input 3 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_4*** Select PLU input 4 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_5*** Select PLU input 5 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_0*** Select LUT output 0 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_1*** Select LUT output 1 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_2*** Select LUT output 2 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_3*** Select LUT output 3 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_4*** Select LUT output 4 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_5*** Select LUT output 5 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_6*** Select LUT output 6 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_7*** Select LUT output 7 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_8*** Select LUT output 8 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_9*** Select LUT output 9 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_10*** Select LUT output 10 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_11*** Select LUT output 11 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_12*** Select LUT output 12 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_13*** Select LUT output 13 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_14*** Select LUT output 14 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_15*** Select LUT output 15 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_16*** Select LUT output 16 to be connected to LUTn Input x.

***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_17*** Select LUT output 17 to be connected to LUTn Input x.



<i>kPLU_LUT_IN_SRC_LUT_OUT_18</i>	Select LUT output 18 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_LUT_OUT_19</i>	Select LUT output 19 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_LUT_OUT_20</i>	Select LUT output 20 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_LUT_OUT_21</i>	Select LUT output 21 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_LUT_OUT_22</i>	Select LUT output 22 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_LUT_OUT_23</i>	Select LUT output 23 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_LUT_OUT_24</i>	Select LUT output 24 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_LUT_OUT_25</i>	Select LUT output 25 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_FLIPFLOP_0</i>	Select Flip-Flops state 0 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_FLIPFLOP_1</i>	Select Flip-Flops state 1 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_FLIPFLOP_2</i>	Select Flip-Flops state 2 to be connected to LUTn Input x.
<i>kPLU_LUT_IN_SRC_FLIPFLOP_3</i>	Select Flip-Flops state 3 to be connected to LUTn Input x.

#### 27.4.4 enum plu\_output\_index\_t

Enumerator

<i>kPLU_OUTPUT_0</i>	PLU OUTPUT 0.
<i>kPLU_OUTPUT_1</i>	PLU OUTPUT 1.
<i>kPLU_OUTPUT_2</i>	PLU OUTPUT 2.
<i>kPLU_OUTPUT_3</i>	PLU OUTPUT 3.
<i>kPLU_OUTPUT_4</i>	PLU OUTPUT 4.
<i>kPLU_OUTPUT_5</i>	PLU OUTPUT 5.
<i>kPLU_OUTPUT_6</i>	PLU OUTPUT 6.
<i>kPLU_OUTPUT_7</i>	PLU OUTPUT 7.

#### 27.4.5 enum plu\_output\_source\_t

Enumerator

<i>kPLU_OUT_SRC_LUT_0</i>	Select LUT0 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_1</i>	Select LUT1 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_2</i>	Select LUT2 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_3</i>	Select LUT3 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_4</i>	Select LUT4 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_5</i>	Select LUT5 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_6</i>	Select LUT6 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_7</i>	Select LUT7 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_8</i>	Select LUT8 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_9</i>	Select LUT9 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_10</i>	Select LUT10 output to be connected to PLU output.
<i>kPLU_OUT_SRC_LUT_11</i>	Select LUT11 output to be connected to PLU output.

***kPLU\_OUT\_SRC\_LUT\_12*** Select LUT12 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_13*** Select LUT13 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_14*** Select LUT14 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_15*** Select LUT15 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_16*** Select LUT16 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_17*** Select LUT17 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_18*** Select LUT18 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_19*** Select LUT19 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_20*** Select LUT20 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_21*** Select LUT21 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_22*** Select LUT22 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_23*** Select LUT23 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_24*** Select LUT24 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_25*** Select LUT25 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_0*** Select Flip-Flops state(0) to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_1*** Select Flip-Flops state(1) to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_2*** Select Flip-Flops state(2) to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_3*** Select Flip-Flops state(3) to be connected to PLU output.

## 27.5 Function Documentation

### 27.5.1 void PLU\_Init ( PLU\_Type \* *base* )

Note

This API should be called at the beginning of the application using the PLU driver.

Parameters

<i>base</i>	PLU peripheral base address
-------------	-----------------------------

### 27.5.2 void PLU\_Deinit ( PLU\_Type \* *base* )

Parameters

<i>base</i>	PLU peripheral base address
-------------	-----------------------------

**27.5.3 static void PLU\_SetLutInputSource ( PLU\_Type \* *base*, plu\_lut\_index\_t *lutIndex*, plu\_lut\_in\_index\_t *lutInIndex*, plu\_lut\_input\_source\_t *inputSrc* )**  
**[inline], [static]**

Note: An external clock must be applied to the PLU\_CLKIN input when using FFs. For each LUT, the slot associated with the output from LUTn itself is tied low.

## Parameters

<i>base</i>	PLU peripheral base address.
<i>lutIndex</i>	LUT index (see <a href="#">plu_lut_index_t</a> typedef enumeration).
<i>lutInIndex</i>	LUT input index (see <a href="#">plu_lut_in_index_t</a> typedef enumeration).
<i>inputSrc</i>	LUT input source (see <a href="#">plu_lut_input_source_t</a> typedef enumeration).

#### 27.5.4 static void PLU\_SetOutputSource ( PLU\_Type \* *base*, plu\_output\_index\_t *outputIndex*, plu\_output\_source\_t *outputSrc* ) [inline], [static]

Note: An external clock must be applied to the PLU\_CLKIN input when using FFs.

## Parameters

<i>base</i>	PLU peripheral base address.
<i>outputIndex</i>	PLU output index (see <a href="#">plu_output_index_t</a> typedef enumeration).
<i>outputSrc</i>	PLU output source (see <a href="#">plu_output_source_t</a> typedef enumeration).

#### 27.5.5 static void PLU\_SetLutTruthTable ( PLU\_Type \* *base*, plu\_lut\_index\_t *lutIndex*, uint32\_t *truthTable* ) [inline], [static]

## Parameters

<i>base</i>	PLU peripheral base address.
<i>lutIndex</i>	LUT index (see <a href="#">plu_lut_index_t</a> typedef enumeration).
<i>truthTable</i>	Truth Table value.

#### 27.5.6 static uint32\_t PLU\_ReadOutputState ( PLU\_Type \* *base* ) [inline], [static]

Note: The PLU bus clock must be re-enabled prior to reading the Outpus Register if PLU bus clock is shut-off.

## Parameters

<i>base</i>	PLU peripheral base address.
-------------	------------------------------

## Returns

Current PLU output state value.

## Chapter 28

# PRINCE: PRINCE bus crypto engine

### 28.1 Overview

The MCUXpresso SDK provides a peripheral driver for the PRINCE bus crypto engine module of MCU-Xpresso SDK devices.

..

This example code shows how to use the PRINCE driver.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/prince

### Enumerations

- enum `skboot_status_t` {  
    `kStatus_SKBOOT_Success` = 0x5ac3c35au,  
    `kStatus_SKBOOT_Fail` = 0xc35ac35au,  
    `kStatus_SKBOOT_InvalidArgument` = 0xc35a5ac3u,  
    `kStatus_SKBOOT_KeyStoreMarkerInvalid` = 0xc3c35a5au }  
    *Secure status enumeration.*
- enum `secure_bool_t` {  
    `kSECURE_TRUE` = 0xc33cc33cU,  
    `kSECURE_FALSE` = 0x5aa55aa5U }  
    *Secure boolean enumeration.*
- enum `prince_region_t` {  
    `kPRINCE_Region0` = 0U,  
    `kPRINCE_Region1` = 1U,  
    `kPRINCE_Region2` = 2U }  
    *Prince region.*
- enum `prince_lock_t` {  
    `kPRINCE_Region0Lock` = 1U,  
    `kPRINCE_Region1Lock` = 2U,  
    `kPRINCE_Region2Lock` = 4U,  
    `kPRINCE_MaskLock` = 256U }  
    *Prince lock.*
- enum `prince_flags_t` {  
    `kPRINCE_Flag_None` = 0U,  
    `kPRINCE_Flag_EraseCheck` = 1U,  
    `kPRINCE_Flag_WriteCheck` = 2U }  
    *Prince flag.*

### Functions

- static void `PRINCE_EncryptEnable` (PRINCE\_Type \*base)

- *Enable data encryption.*
- static void [PRINCE\\_EncryptDisable](#) (PRINCE\_Type \*base)
- *Disable data encryption.*
- static bool [PRINCE\\_IsEncryptEnable](#) (PRINCE\_Type \*base)
- *Is Enable data encryption.*
- static void [PRINCE\\_SetMask](#) (PRINCE\_Type \*base, uint64\_t mask)
- *Sets PRINCE data mask.*
- static void [PRINCE\\_SetLock](#) (PRINCE\_Type \*base, uint32\_t lock)
- *Locks access for specified region registers or data mask register.*
- [status\\_t PRINCE\\_GenNewIV](#) ([prince\\_region\\_t](#) region, uint8\_t \*iv\_code, bool store, [flash\\_config\\_t](#) \*flash\_context)
- *Generate new IV code.*
- [status\\_t PRINCE\\_LoadIV](#) ([prince\\_region\\_t](#) region, uint8\_t \*iv\_code)
- *Load IV code.*
- [status\\_t PRINCE\\_SetEncryptForAddressRange](#) ([prince\\_region\\_t](#) region, uint32\_t start\_address, uint32\_t length, [flash\\_config\\_t](#) \*flash\_context, bool regenerate\_iv)
- *Allow encryption/decryption for specified address range.*
- [status\\_t PRINCE\\_GetRegionSREnable](#) (PRINCE\_Type \*base, [prince\\_region\\_t](#) region, uint32\_t \*sr\_enable)
- *Gets the PRINCE Sub-Region Enable register.*
- [status\\_t PRINCE\\_GetRegionBaseAddress](#) (PRINCE\_Type \*base, [prince\\_region\\_t](#) region, uint32\_t \*region\_base\_addr)
- *Gets the PRINCE region base address register.*
- [status\\_t PRINCE\\_SetRegionIV](#) (PRINCE\_Type \*base, [prince\\_region\\_t](#) region, const uint8\_t iv[8])
- *Sets the PRINCE region IV.*
- [status\\_t PRINCE\\_SetRegionBaseAddress](#) (PRINCE\_Type \*base, [prince\\_region\\_t](#) region, uint32\_t region\_base\_addr)
- *Sets the PRINCE region base address.*
- [status\\_t PRINCE\\_SetRegionSREnable](#) (PRINCE\_Type \*base, [prince\\_region\\_t](#) region, uint32\_t sr\_enable)
- *Sets the PRINCE Sub-Region Enable register.*
- [status\\_t PRINCE\\_FlashEraseWithChecker](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)
- *Erases the flash sectors encompassed by parameters passed into function.*
- [status\\_t PRINCE\\_FlashProgramWithChecker](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)
- *Programs flash with data at locations passed in through parameters.*

## Driver version

- #define [FSL\\_PRINCE\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 6, 0))
- *PRINCE driver version 2.6.0.*

## 28.2 Macro Definition Documentation

### 28.2.1 #define FSL\_PRINCE\_DRIVER\_VERSION (MAKE\_VERSION(2, 6, 0))

Current version: 2.6.0

Change log:

- Version 2.0.0
  - Initial version.
- Version 2.1.0
  - Update for the A1 rev. of LPC55Sxx serie.
- Version 2.2.0
  - Add runtime checking of the A0 and A1 rev. of LPC55Sxx serie to support both silicone revisions.
- Version 2.3.0
  - Add support for LPC55S1x and LPC55S2x series
- Version 2.3.0
  - Fix MISRA-2012 issues.
- Version 2.3.1
  - Add support for LPC55S0x series
- Version 2.3.2
  - Fix documentation of enumeration. Extend PRINCE example.
- Version 2.4.0
  - Add support for LPC55S3x series
- Version 2.5.0
  - Add PRINCE\_Config() and PRINCE\_Reconfig() features.
- Version 2.5.1
  - Fix build error due to renamed symbols
- Version 2.6.0
  - Renamed CSS to ELS

## 28.3 Enumeration Type Documentation

### 28.3.1 enum skboot\_status\_t

Enumerator

*kStatus\_SKBOOT\_Success* PRINCE Success.  
*kStatus\_SKBOOT\_Fail* PRINCE Fail.  
*kStatus\_SKBOOT\_InvalidArgument* PRINCE Invalid argument.  
*kStatus\_SKBOOT\_KeyStoreMarkerInvalid* PRINCE Invalid marker.

### 28.3.2 enum secure\_bool\_t

Enumerator

*kSECURE\_TRUE* PRINCE true.  
*kSECURE\_FALSE* PRINCE false.



### 28.3.3 enum prince\_region\_t

Enumerator

*kPRINCE\_Region0* PRINCE region 0.  
*kPRINCE\_Region1* PRINCE region 1.  
*kPRINCE\_Region2* PRINCE region 2.

### 28.3.4 enum prince\_lock\_t

Enumerator

*kPRINCE\_Region0Lock* PRINCE region 0 lock.  
*kPRINCE\_Region1Lock* PRINCE region 1 lock.  
*kPRINCE\_Region2Lock* PRINCE region 2 lock.  
*kPRINCE\_MaskLock* PRINCE mask register lock.

### 28.3.5 enum prince\_flags\_t

Enumerator

*kPRINCE\_Flag\_None* PRINCE Flag None.  
*kPRINCE\_Flag\_EraseCheck* PRINCE Flag Erase check.  
*kPRINCE\_Flag\_WriteCheck* PRINCE Flag Write check.

## 28.4 Function Documentation

### 28.4.1 static void PRINCE\_EncryptEnable ( PRINCE\_Type \* *base* ) [inline], [static]

This function enables PRINCE on-the-fly data encryption.

Parameters

<i>base</i>	PRINCE peripheral address.
-------------	----------------------------

### 28.4.2 static void PRINCE\_EncryptDisable ( PRINCE\_Type \* *base* ) [inline], [static]

This function disables PRINCE on-the-fly data encryption.

## Parameters

<i>base</i>	PRINCE peripheral address.
-------------	----------------------------

### 28.4.3 static bool PRINCE\_IsEncryptEnable ( PRINCE\_Type \* *base* ) [inline], [static]

This function test if PRINCE on-the-fly data encryption is enabled.

## Parameters

<i>base</i>	PRINCE peripheral address.
-------------	----------------------------

## Returns

true if enabled, false if not

### 28.4.4 static void PRINCE\_SetMask ( PRINCE\_Type \* *base*, uint64\_t *mask* ) [inline], [static]

This function sets the PRINCE mask that is used to mask decrypted data.

## Parameters

<i>base</i>	PRINCE peripheral address.
<i>mask</i>	64-bit data mask value.

### 28.4.5 static void PRINCE\_SetLock ( PRINCE\_Type \* *base*, uint32\_t *lock* ) [inline], [static]

This function sets lock on specified region registers or mask register.

## Parameters

<i>base</i>	PRINCE peripheral address.
-------------	----------------------------

<i>lock</i>	registers to lock. This is a logical OR of members of the enumeration <a href="#">prince_lock_t</a>
-------------	-----------------------------------------------------------------------------------------------------

#### 28.4.6 **status\_t PRINCE\_GenNewIV ( prince\_region\_t *region*, uint8\_t \* *iv\_code*, bool *store*, flash\_config\_t \* *flash\_context* )**

This function generates new IV code and stores it into the persistent memory. Ensure about 800 bytes free space on the stack when calling this routine with the store parameter set to true!

Parameters

<i>region</i>	PRINCE region index.
<i>iv_code</i>	IV code pointer used for storing the newly generated 52 bytes long IV code.
<i>store</i>	flag to allow storing the newly generated IV code into the persistent memory (FFR).
<i>flash_context</i>	pointer to the flash driver context structure.

Returns

kStatus\_Success upon success

kStatus\_Fail otherwise, kStatus\_Fail is also returned if the key code for the particular PRINCE region is not present in the keystore (though new IV code has been provided)

#### 28.4.7 **status\_t PRINCE\_LoadIV ( prince\_region\_t *region*, uint8\_t \* *iv\_code* )**

This function enables IV code loading into the PRINCE bus encryption engine.

Parameters

<i>region</i>	PRINCE region index.
<i>iv_code</i>	IV code pointer used for passing the IV code.

Returns

kStatus\_Success upon success

kStatus\_Fail otherwise

#### 28.4.8 **status\_t PRINCE\_SetEncryptForAddressRange ( prince\_region\_t *region*, uint32\_t *start\_address*, uint32\_t *length*, flash\_config\_t \* *flash\_context*, bool *regenerate\_iv* )**

This function sets the encryption/decryption for specified address range. The SR mask value for the selected Prince region is calculated from provided *start\_address* and *length* parameters. This calculated value is OR'ed with the actual SR mask value and stored into the PRINCE SR\_ENABLE register and also into the persistent memory (FFR) to be used after the device reset. It is possible to define several nonadjacent encrypted areas within one Prince region when calling this function repeatedly. If the *length* parameter is set to 0, the SR mask value is set to 0 and thus the encryption/decryption for the whole selected Prince region is disabled. Ensure about 800 bytes free space on the stack when calling this routine!

Parameters

<i>region</i>	PRINCE region index.
<i>start_address</i>	start address of the area to be encrypted/decrypted.
<i>length</i>	length of the area to be encrypted/decrypted.
<i>flash_context</i>	pointer to the flash driver context structure.
<i>regenerate_iv</i>	flag to allow IV code regenerating, storing into the persistent memory (FFR) and loading into the PRINCE engine

Returns

kStatus\_Success upon success  
kStatus\_Fail otherwise

#### 28.4.9 **status\_t PRINCE\_GetRegionSREnable ( PRINCE\_Type \* *base*, prince\_region\_t *region*, uint32\_t \* *sr\_enable* )**

This function gets PRINCE SR\_ENABLE register.

Parameters

<i>base</i>	PRINCE peripheral address.
<i>region</i>	PRINCE region index.
<i>sr_enable</i>	Sub-Region Enable register pointer.

Returns

kStatus\_Success upon success  
kStatus\_InvalidArgument

**28.4.10** `status_t PRINCE_GetRegionBaseAddress ( PRINCE_Type * base,  
prince_region_t region, uint32_t * region_base_addr )`

This function gets PRINCE BASE\_ADDR register.

## Parameters

<i>base</i>	PRINCE peripheral address.
<i>region</i>	PRINCE region index.
<i>region_base_addr</i>	Region base address pointer.

## Returns

kStatus\_Success upon success  
kStatus\_InvalidArgument

#### 28.4.11 **status\_t PRINCE\_SetRegionIV ( PRINCE\_Type \* *base*, prince\_region\_t *region*, const uint8\_t *iv*[8] )**

This function sets specified AES IV for the given region.

## Parameters

<i>base</i>	PRINCE peripheral address.
<i>region</i>	Selection of the PRINCE region to be configured.
<i>iv</i>	64-bit AES IV in little-endian byte order.

#### 28.4.12 **status\_t PRINCE\_SetRegionBaseAddress ( PRINCE\_Type \* *base*, prince\_region\_t *region*, uint32\_t *region\_base\_addr* )**

This function configures PRINCE region base address.

## Parameters

<i>base</i>	PRINCE peripheral address.
<i>region</i>	Selection of the PRINCE region to be configured.
<i>region_base_addr</i>	Base Address for region.

#### 28.4.13 **status\_t PRINCE\_SetRegionSREnable ( PRINCE\_Type \* *base*, prince\_region\_t *region*, uint32\_t *sr\_enable* )**

This function configures PRINCE SR\_ENABLE register.

## Parameters

<i>base</i>	PRINCE peripheral address.
<i>region</i>	Selection of the PRINCE region to be configured.
<i>sr_enable</i>	Sub-Region Enable register value.

#### 28.4.14 **status\_t PRINCE\_FlashEraseWithChecker ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, uint32\_t *key* )**

This function erases the appropriate number of flash sectors based on the desired start address and length. It deals with the flash erase function complementary to the standard erase API of the IAP1 driver. This implementation additionally checks if the whole encrypted PRINCE subregions are erased at once to avoid secrets revealing. The checker implementation is limited to one contiguous PRINCE-controlled memory area.

## Parameters

<i>config</i>	The pointer to the flash driver context structure.
<i>start</i>	The start address of the desired flash memory to be erased. The start address needs to be prince-sburegion-aligned.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words) to be erased. Must be prince-sburegion-size-aligned.
<i>key</i>	The value used to validate all flash erase APIs.

## Returns

[kStatus\\_FLASH\\_Success](#) API was executed successfully.  
[kStatus\\_FLASH\\_InvalidArgument](#) An invalid argument is provided.  
[kStatus\\_FLASH\\_AlignmentError](#) The parameter is not aligned with the specified baseline.  
[kStatus\\_FLASH\\_AddressError](#) The address is out of range.  
[kStatus\\_FLASH\\_EraseKeyError](#) The API erase key is invalid.  
[kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.  
[kStatus\\_FLASH\\_CommandNotSupported](#) Flash API is not supported.  
[kStatus\\_FLASH\\_EccError](#) A correctable or uncorrectable error during command execution.  
[kStatus\\_FLASH\\_EncryptedRegionsEraseNotDoneAtOnce](#) Encrypted flash subregions are not erased at once.

### 28.4.15 **status\_t PRINCE\_FlashProgramWithChecker ( flash\_config\_t \* config, uint32\_t start, uint8\_t \* src, uint32\_t lengthInBytes )**

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length. It deals with the flash program function complementary to the standard program API of the IAP1 driver. This implementation additionally checks if the whole PRINCE subregions are programmed at once to avoid secrets revealing. The checker implementation is limited to one contiguous PRINCE-controlled memory area.

#### Parameters

<i>config</i>	The pointer to the flash driver context structure.
<i>start</i>	The start address of the desired flash memory to be programmed. Must be prince-sburegion-aligned.
<i>src</i>	A pointer to the source buffer of data that is to be programmed into the flash.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be programmed. Must be prince-sburegion-size-aligned.

#### Returns

[kStatus\\_FLASH\\_Success](#) API was executed successfully.  
[kStatus\\_FLASH\\_InvalidArgument](#) An invalid argument is provided.  
[kStatus\\_FLASH\\_AlignmentError](#) Parameter is not aligned with the specified baseline.  
[kStatus\\_FLASH\\_AddressError](#) Address is out of range.  
[kStatus\\_FLASH\\_AccessError](#) Invalid instruction codes and out-of bounds addresses.  
[kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.  
[kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.  
[kStatus\\_FLASH\\_CommandNotSupported](#) Flash API is not supported.  
[kStatus\\_FLASH\\_EccError](#) A correctable or uncorrectable error during command execution.  
[kStatus\\_FLASH\\_SizeError](#) Encrypted flash subregions are not programmed at once.



## Chapter 29

# PUF: Physical Unclonable Function

### 29.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Physical Unclonable Function (PUF) module of MCUXpresso SDK devices. The PUF controller provides a secure key storage without injecting or provisioning device unique PUF root key.

Blocking synchronous APIs are provided for generating the activation code, intrinsic key generation, storing and reconstructing keys using PUF hardware. The PUF operations are complete (and results are made available for further usage) when a function returns. When called, these functions do not return until an PUF operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status. The driver functions are not re-entrant. These functions provide typical interface to upper layer or application software.

### 29.2 PUF Driver Initialization and deinitialization

PUF Driver is initialized by calling the PUF\_Init() function, it resets the PUF module, enables its clock and enables power to PUF SRAM. PUF Driver is deinitialized by calling the PUF\_Deinit() function, it disables PUF module clock, asserts peripheral reset and disables power to PUF SRAM.

### 29.3 Comments about API usage in RTOS

PUF operations provided by this driver are not re-entrant. Thus, application software shall ensure the PUF module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

### 29.4 Comments about API usage in interrupt handler

All APIs can be used from interrupt handler although execution time shall be considered (interrupt latency of equal and lower priority interrupts increases).

### 29.5 PUF Driver Examples

#### 29.5.1 Simple examples

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/puf

### Macros

- #define `PUF_GET_KEY_CODE_SIZE_FOR_KEY_SIZE(x)` ((160u + (((x) << 3) + 255u) >> 8) << 8) >> 3)  
*Get Key Code size in bytes from key size in bytes at compile time.*

## Enumerations

- enum `puf_key_slot_t` {  
`kPUF_KeySlot0` = 0U,  
`kPUF_KeySlot1` = 1U }  
*PUF key slot.*
- enum  
*PUF status return codes.*

## Driver version

- #define `FSL_PUF_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 6)`)  
*PUF driver version.*

## 29.6 Macro Definition Documentation

### 29.6.1 #define FSL\_PUF\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 6))

Version 2.1.6.

Current version: 2.1.6

Change log:

- 2.0.0
  - Initial version.
- 2.0.1
  - Fixed `puf_wait_usec` function optimization issue.
- 2.0.2
  - Add PUF configuration structure and support for PUF SRAM controller. Remove magic constants.
- 2.0.3
  - Fix MISRA C-2012 issue.
- 2.1.0
  - Align driver with PUF SRAM controller registers on LPCXpresso55s16.
  - Update initialization logic .
- 2.1.1
  - Fix ARMGCC build warning .
- 2.1.2
  - Update: Add automatic big to little endian swap for user (pre-shared) keys destined to secret hardware bus (PUF key index 0).
- 2.1.3
  - Fix MISRA C-2012 issue.
- 2.1.4
  - Replace register `uint32_t ticksCount` with volatile `uint32_t ticksCount` in `puf_wait_usec()` to prevent optimization out delay loop.
- 2.1.5
  - Use common SDK delay in `puf_wait_usec()`

- 2.1.6
  - Changed wait time in PUF\_Init(), when initialization fails it will try PUF\_Powercycle() with shorter time. If this shorter time will also fail, initialization will be tried with worst case time as before.

**29.6.2** `#define PUF_GET_KEY_CODE_SIZE_FOR_KEY_SIZE( x ) ((160u + (((x) << 3) + 255u) >> 8) << 8)) >> 3)`

## 29.7 Enumeration Type Documentation

### 29.7.1 enum puf\_key\_slot\_t

Enumerator

*kPUF\_KeySlot0* PUF key slot 0.  
*kPUF\_KeySlot1* PUF key slot 1.

### 29.7.2 anonymous enum

## Chapter 30

# RNG: Random Number Generator

### 30.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Random Number Generator module of MCUXpresso SDK devices.

The Random Number Generator is a hardware module that generates 32-bit random numbers. A typical consumer is a pseudo random number generator (PRNG) which can be implemented to achieve both true randomness and cryptographic strength random numbers using the RNG output as its entropy seed. The data generated by a RNG is intended for direct use by functions that generate secret keys, per-message secrets, random challenges, and other similar quantities used in cryptographic algorithms.

### 30.2 Get random data from RNG

1. [RNG\\_GetRandomData\(\)](#) function gets random data from the RNG module.

This example code shows how to get 128-bit random data from the RNG driver.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/rng

### Functions

- void [RNG\\_Init](#) (RNG\_Type \*base)  
*Initializes the RNG.*
- void [RNG\\_Deinit](#) (RNG\_Type \*base)  
*Shuts down the RNG.*
- [status\\_t RNG\\_GetRandomData](#) (RNG\_Type \*base, void \*data, size\_t dataSize)  
*Gets random data.*
- static uint32\_t [RNG\\_GetRandomWord](#) (RNG\_Type \*base)  
*Returns random 32-bit number.*

### Driver version

- #define [FSL\\_RNG\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 3))  
*RNG driver version.*

### 30.3 Macro Definition Documentation

#### 30.3.1 #define FSL\_RNG\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

Version 2.0.3.

Current version: 2.0.3

Change log:

- Version 2.0.0
  - Initial version
- Version 2.0.1
  - Fix MISRA C-2012 issue.
- Version 2.0.2
  - Add RESET\_PeripheralReset function inside RNG\_Init and RNG\_Deinit functions.
- Version 2.0.3
  - Modified RNG\_Init and RNG\_GetRandomData functions, added rng\_accumulateEntropy and rng\_readEntropy functions.
  - These changes are reflecting recommended usage of RNG according to device UM.

## 30.4 Function Documentation

### 30.4.1 void RNG\_Init ( RNG\_Type \* *base* )

This function initializes the RNG. When called, the RNG module and ring oscillator is enabled.

Parameters

<i>base</i>	RNG base address
-------------	------------------

Returns

If successful, returns the kStatus\_RNG\_Success. Otherwise, it returns an error.

### 30.4.2 void RNG\_Deinit ( RNG\_Type \* *base* )

This function shuts down the RNG.

Parameters

<i>base</i>	RNG base address.
-------------	-------------------

### 30.4.3 status\_t RNG\_GetRandomData ( RNG\_Type \* *base*, void \* *data*, size\_t *dataSize* )

This function gets random data from the RNG.

## Parameters

<i>base</i>	RNG base address.
<i>data</i>	Pointer address used to store random data.
<i>dataSize</i>	Size of the buffer pointed by the data parameter.

## Returns

random data

### 30.4.4 static uint32\_t RNG\_GetRandomWord ( RNG\_Type \* *base* ) [inline], [static]

This function gets random number from the RNG.

## Parameters

<i>base</i>	RNG base address.
-------------	-------------------

## Returns

random number

# Chapter 31

## SCTimer: SCTimer/PWM (SCT)

### 31.1 Overview

The MCUXpresso SDK provides a driver for the SCTimer Module (SCT) of MCUXpresso SDK devices.

### 31.2 Function groups

The SCTimer driver supports the generation of PWM signals. The driver also supports enabling events in various states of the SCTimer and the actions that will be triggered when an event occurs.

#### 31.2.1 Initialization and deinitialization

The function [SCTIMER\\_Init\(\)](#) initializes the SCTimer with specified configurations. The function [SCTIMER\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [SCTIMER\\_Deinit\(\)](#) halts the SCTimer counter and turns off the module clock.

#### 31.2.2 PWM Operations

The function [SCTIMER\\_SetupPwm\(\)](#) sets up SCTimer channels for PWM output. The function can set up the PWM signal properties duty cycle and level-mode (active low or high) to use. However, the same PWM period and PWM mode (edge or center-aligned) is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 1 and 100.

The function [SCTIMER\\_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular SCTimer channel.

#### 31.2.3 Status

Provides functions to get and clear the SCTimer status.

#### 31.2.4 Interrupt

Provides functions to enable/disable SCTimer interrupts and get current enabled interrupts.

### 31.3 SCTimer State machine and operations

The SCTimer has 10 states and each state can have a set of events enabled that can trigger a user specified action when the event occurs.

#### 31.3.1 SCTimer event operations

The user can create an event and enable it in the current state using the functions [SCTIMER\\_CreateAndScheduleEvent\(\)](#) and [SCTIMER\\_ScheduleEvent\(\)](#). [SCTIMER\\_CreateAndScheduleEvent\(\)](#) creates a new event based on the users preference and enables it in the current state. [SCTIMER\\_ScheduleEvent\(\)](#) enables an event created earlier in the current state.

#### 31.3.2 SCTimer state operations

The user can get the current state number by calling [SCTIMER\\_GetCurrentState\(\)](#), they can use this state number to set state transitions when a particular event is triggered.

Once the user has created and enabled events for the current state they can go to the next state by calling the function [SCTIMER\\_IncreaseState\(\)](#). The user can then start creating events to be enabled in this new state.

#### 31.3.3 SCTimer action operations

There are a set of functions that decide what action should be taken when an event is triggered. [SCTIMER\\_SetupCaptureAction\(\)](#) sets up which counter to capture and which capture register to read on event trigger. [SCTIMER\\_SetupNextStateAction\(\)](#) sets up which state the SCTimer state machine should transition to on event trigger. [SCTIMER\\_SetupOutputSetAction\(\)](#) sets up which pin to set on event trigger. [SCTIMER\\_SetupOutputClearAction\(\)](#) sets up which pin to clear on event trigger. [SCTIMER\\_SetupOutputToggleAction\(\)](#) sets up which pin to toggle on event trigger. [SCTIMER\\_SetupCounterLimitAction\(\)](#) sets up which counter will be limited on event trigger. [SCTIMER\\_SetupCounterStopAction\(\)](#) sets up which counter will be stopped on event trigger. [SCTIMER\\_SetupCounterStartAction\(\)](#) sets up which counter will be started on event trigger. [SCTIMER\\_SetupCounterHaltAction\(\)](#) sets up which counter will be halted on event trigger. [SCTIMER\\_SetupDmaTriggerAction\(\)](#) sets up which DMA request will be activated on event trigger.

### 31.4 16-bit counter mode

The SCTimer is configurable to run as two 16-bit counters via the enableCounterUnify flag that is available in the configuration structure passed in to the [SCTIMER\\_Init\(\)](#) function.

When operating in 16-bit mode, it is important the user specify the appropriate counter to use when working with the functions: [SCTIMER\\_StartTimer\(\)](#), [SCTIMER\\_StopTimer\(\)](#), [SCTIMER\\_CreateAndScheduleEvent\(\)](#), [SCTIMER\\_SetupCaptureAction\(\)](#), [SCTIMER\\_SetupCounterLimitAction\(\)](#), [SCTIMER\\_SetupCounterStopAction\(\)](#), [SCTIMER\\_SetupCounterStartAction\(\)](#), [SCTIMER\\_SetupCounterHaltAction\(\)](#), [SCTIMER\\_SetupDmaTriggerAction\(\)](#).



[ER\\_SetupCounterStopAction\(\)](#), [SCTIMER\\_SetupCounterStartAction\(\)](#), and [SCTIMER\\_SetupCounterHaltAction\(\)](#).

## 31.5 Typical use case

### 31.5.1 PWM output

Output a PWM signal on 2 SCTimer channels with different duty cycles. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sctimer

## Files

- file [fsl\\_sctimer.h](#)

## Data Structures

- struct [sctimer\\_pwm\\_signal\\_param\\_t](#)  
*Options to configure a SCTimer PWM signal. [More...](#)*
- struct [sctimer\\_config\\_t](#)  
*SCTimer configuration structure. [More...](#)*

## Typedefs

- typedef void(\* [sctimer\\_event\\_callback\\_t](#))(void)  
*SCTimer callback typedef.*

## Enumerations

- enum [sctimer\\_pwm\\_mode\\_t](#) {  
    [kSCTIMER\\_EdgeAlignedPwm](#) = 0U,  
    [kSCTIMER\\_CenterAlignedPwm](#) }  
*SCTimer PWM operation modes.*
- enum [sctimer\\_counter\\_t](#) {  
    [kSCTIMER\\_Counter\\_L](#) = (1U << 0),  
    [kSCTIMER\\_Counter\\_H](#) = (1U << 1),  
    [kSCTIMER\\_Counter\\_U](#) = (1U << 2) }  
*SCTimer counters type.*
- enum [sctimer\\_input\\_t](#) {  
    [kSCTIMER\\_Input\\_0](#) = 0U,  
    [kSCTIMER\\_Input\\_1](#),  
    [kSCTIMER\\_Input\\_2](#),  
    [kSCTIMER\\_Input\\_3](#),  
    [kSCTIMER\\_Input\\_4](#),  
    [kSCTIMER\\_Input\\_5](#),  
    [kSCTIMER\\_Input\\_6](#),  
    [kSCTIMER\\_Input\\_7](#) }  
*List of SCTimer input pins.*

- enum `sctimer_out_t` {  
`kSCTIMER_Out_0` = 0U,  
`kSCTIMER_Out_1`,  
`kSCTIMER_Out_2`,  
`kSCTIMER_Out_3`,  
`kSCTIMER_Out_4`,  
`kSCTIMER_Out_5`,  
`kSCTIMER_Out_6`,  
`kSCTIMER_Out_7`,  
`kSCTIMER_Out_8`,  
`kSCTIMER_Out_9` }  
*List of SCTimer output pins.*
- enum `sctimer_pwm_level_select_t` {  
`kSCTIMER_LowTrue` = 0U,  
`kSCTIMER_HighTrue` }  
*SCTimer PWM output pulse mode: high-true, low-true or no output.*
- enum `sctimer_clock_mode_t` {  
`kSCTIMER_System_ClockMode` = 0U,  
`kSCTIMER_Sampled_ClockMode`,  
`kSCTIMER_Input_ClockMode`,  
`kSCTIMER_Asynchronous_ClockMode` }  
*SCTimer clock mode options.*
- enum `sctimer_clock_select_t` {  
`kSCTIMER_Clock_On_Rise_Input_0` = 0U,  
`kSCTIMER_Clock_On_Fall_Input_0`,  
`kSCTIMER_Clock_On_Rise_Input_1`,  
`kSCTIMER_Clock_On_Fall_Input_1`,  
`kSCTIMER_Clock_On_Rise_Input_2`,  
`kSCTIMER_Clock_On_Fall_Input_2`,  
`kSCTIMER_Clock_On_Rise_Input_3`,  
`kSCTIMER_Clock_On_Fall_Input_3`,  
`kSCTIMER_Clock_On_Rise_Input_4`,  
`kSCTIMER_Clock_On_Fall_Input_4`,  
`kSCTIMER_Clock_On_Rise_Input_5`,  
`kSCTIMER_Clock_On_Fall_Input_5`,  
`kSCTIMER_Clock_On_Rise_Input_6`,  
`kSCTIMER_Clock_On_Fall_Input_6`,  
`kSCTIMER_Clock_On_Rise_Input_7`,  
`kSCTIMER_Clock_On_Fall_Input_7` }  
*SCTimer clock select options.*
- enum `sctimer_conflict_resolution_t` {  
`kSCTIMER_ResolveNone` = 0U,  
`kSCTIMER_ResolveSet`,  
`kSCTIMER_ResolveClear`,  
`kSCTIMER_ResolveToggle` }  
*SCTimer output conflict resolution options.*

- enum `sctimer_event_active_direction_t` {  
`kSCTIMER_ActiveIndependent` = 0U,  
`kSCTIMER_ActiveInCountUp`,  
`kSCTIMER_ActiveInCountDown` }  
*List of SCTimer event generation active direction when the counters are operating in BIDIR mode.*
- enum `sctimer_event_t`  
*List of SCTimer event types.*
- enum `sctimer_interrupt_enable_t` {  
`kSCTIMER_Event0InterruptEnable` = (1U << 0),  
`kSCTIMER_Event1InterruptEnable` = (1U << 1),  
`kSCTIMER_Event2InterruptEnable` = (1U << 2),  
`kSCTIMER_Event3InterruptEnable` = (1U << 3),  
`kSCTIMER_Event4InterruptEnable` = (1U << 4),  
`kSCTIMER_Event5InterruptEnable` = (1U << 5),  
`kSCTIMER_Event6InterruptEnable` = (1U << 6),  
`kSCTIMER_Event7InterruptEnable` = (1U << 7),  
`kSCTIMER_Event8InterruptEnable` = (1U << 8),  
`kSCTIMER_Event9InterruptEnable` = (1U << 9),  
`kSCTIMER_Event10InterruptEnable` = (1U << 10),  
`kSCTIMER_Event11InterruptEnable` = (1U << 11),  
`kSCTIMER_Event12InterruptEnable` = (1U << 12) }  
*List of SCTimer interrupts.*
- enum `sctimer_status_flags_t` {  
`kSCTIMER_Event0Flag` = (1U << 0),  
`kSCTIMER_Event1Flag` = (1U << 1),  
`kSCTIMER_Event2Flag` = (1U << 2),  
`kSCTIMER_Event3Flag` = (1U << 3),  
`kSCTIMER_Event4Flag` = (1U << 4),  
`kSCTIMER_Event5Flag` = (1U << 5),  
`kSCTIMER_Event6Flag` = (1U << 6),  
`kSCTIMER_Event7Flag` = (1U << 7),  
`kSCTIMER_Event8Flag` = (1U << 8),  
`kSCTIMER_Event9Flag` = (1U << 9),  
`kSCTIMER_Event10Flag` = (1U << 10),  
`kSCTIMER_Event11Flag` = (1U << 11),  
`kSCTIMER_Event12Flag` = (1U << 12),  
`kSCTIMER_BusErrorLFlag`,  
`kSCTIMER_BusErrorHFlag` }  
*List of SCTimer flags.*

## Driver version

- #define `FSL_SCTIMER_DRIVER_VERSION` (`MAKE_VERSION(2, 4, 9)`)  
*Version.*

## Initialization and deinitialization

- `status_t SCTIMER_Init` (SCT\_Type \*base, const `sctimer_config_t` \*config)  
*Ungates the SCTimer clock and configures the peripheral for basic operation.*
- `void SCTIMER_Deinit` (SCT\_Type \*base)  
*Gates the SCTimer clock.*
- `void SCTIMER_GetDefaultConfig` (`sctimer_config_t` \*config)  
*Fills in the SCTimer configuration structure with the default settings.*

## PWM setup operations

- `status_t SCTIMER_SetupPwm` (SCT\_Type \*base, const `sctimer_pwm_signal_param_t` \*pwmParams, `sctimer_pwm_mode_t` mode, uint32\_t pwmFreq\_Hz, uint32\_t srcClock\_Hz, uint32\_t \*event)  
*Configures the PWM signal parameters.*
- `void SCTIMER_UpdatePwmDutycycle` (SCT\_Type \*base, `sctimer_out_t` output, uint8\_t dutyCyclePercent, uint32\_t event)  
*Updates the duty cycle of an active PWM signal.*

## Interrupt Interface

- `static void SCTIMER_EnableInterrupts` (SCT\_Type \*base, uint32\_t mask)  
*Enables the selected SCTimer interrupts.*
- `static void SCTIMER_DisableInterrupts` (SCT\_Type \*base, uint32\_t mask)  
*Disables the selected SCTimer interrupts.*
- `static uint32_t SCTIMER_GetEnabledInterrupts` (SCT\_Type \*base)  
*Gets the enabled SCTimer interrupts.*

## Status Interface

- `static uint32_t SCTIMER_GetStatusFlags` (SCT\_Type \*base)  
*Gets the SCTimer status flags.*
- `static void SCTIMER_ClearStatusFlags` (SCT\_Type \*base, uint32\_t mask)  
*Clears the SCTimer status flags.*

## Counter Start and Stop

- `static void SCTIMER_StartTimer` (SCT\_Type \*base, uint32\_t countertoStart)  
*Starts the SCTimer counter.*
- `static void SCTIMER_StopTimer` (SCT\_Type \*base, uint32\_t countertoStop)  
*Halts the SCTimer counter.*

## Functions to create a new event and manage the state logic

- `status_t SCTIMER_CreateAndScheduleEvent` (SCT\_Type \*base, `sctimer_event_t` howToMonitor, uint32\_t matchValue, uint32\_t whichIO, `sctimer_counter_t` whichCounter, uint32\_t \*event)  
*Create an event that is triggered on a match or IO and schedule in current state.*
- `void SCTIMER_ScheduleEvent` (SCT\_Type \*base, uint32\_t event)  
*Enable an event in the current state.*
- `status_t SCTIMER_IncreaseState` (SCT\_Type \*base)

- *Increase the state by 1.*  
uint32\_t **SCTIMER\_GetCurrentState** (SCT\_Type \*base)
- *Provides the current state.*  
static void **SCTIMER\_SetCounterState** (SCT\_Type \*base, sctimer\_counter\_t whichCounter, uint32\_t state)
- *Set the counter current state.*  
static uint16\_t **SCTIMER\_GetCounterState** (SCT\_Type \*base, sctimer\_counter\_t whichCounter)
- *Get the counter current state value.*

## Actions to take in response to an event

- status\_t **SCTIMER\_SetupCaptureAction** (SCT\_Type \*base, sctimer\_counter\_t whichCounter, uint32\_t \*captureRegister, uint32\_t event)  
*Setup capture of the counter value on trigger of a selected event.*
- void **SCTIMER\_SetCallback** (SCT\_Type \*base, sctimer\_event\_callback\_t callback, uint32\_t event)  
*Receive notification when the event trigger an interrupt.*
- static void **SCTIMER\_SetupStateLdMethodAction** (SCT\_Type \*base, uint32\_t event, bool fgLoad)  
*Change the load method of transition to the specified state.*
- static void **SCTIMER\_SetupNextStateActionwithLdMethod** (SCT\_Type \*base, uint32\_t nextState, uint32\_t event, bool fgLoad)  
*Transition to the specified state with Load method.*
- static void **SCTIMER\_SetupNextStateAction** (SCT\_Type \*base, uint32\_t nextState, uint32\_t event)  
*Transition to the specified state.*
- static void **SCTIMER\_SetupEventActiveDirection** (SCT\_Type \*base, sctimer\_event\_active\_direction\_t activeDirection, uint32\_t event)  
*Setup event active direction when the counters are operating in BIDIR mode.*
- static void **SCTIMER\_SetupOutputSetAction** (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Set the Output.*
- static void **SCTIMER\_SetupOutputClearAction** (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Clear the Output.*
- void **SCTIMER\_SetupOutputToggleAction** (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Toggle the output level.*
- static void **SCTIMER\_SetupCounterLimitAction** (SCT\_Type \*base, sctimer\_counter\_t whichCounter, uint32\_t event)  
*Limit the running counter.*
- static void **SCTIMER\_SetupCounterStopAction** (SCT\_Type \*base, sctimer\_counter\_t whichCounter, uint32\_t event)  
*Stop the running counter.*
- static void **SCTIMER\_SetupCounterStartAction** (SCT\_Type \*base, sctimer\_counter\_t whichCounter, uint32\_t event)  
*Re-start the stopped counter.*
- static void **SCTIMER\_SetupCounterHaltAction** (SCT\_Type \*base, sctimer\_counter\_t whichCounter, uint32\_t event)  
*Halt the running counter.*
- static void **SCTIMER\_SetupDmaTriggerAction** (SCT\_Type \*base, uint32\_t dmaNumber, uint32\_t event)  
*Generate a DMA request.*
- static void **SCTIMER\_SetCOUNTValue** (SCT\_Type \*base, sctimer\_counter\_t whichCounter, uint32\_t value)

- *Set the value of counter.*  
static uint32\_t [SCTIMER\\_GetCOUNTValue](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter)
- *Get the value of counter.*  
static void [SCTIMER\\_SetEventInState](#) (SCT\_Type \*base, uint32\_t event, uint32\_t state)
- *Set the state mask bit field of EV\_STATE register.*  
static void [SCTIMER\\_ClearEventInState](#) (SCT\_Type \*base, uint32\_t event, uint32\_t state)
- *Clear the state mask bit field of EV\_STATE register.*  
static bool [SCTIMER\\_GetEventInState](#) (SCT\_Type \*base, uint32\_t event, uint32\_t state)
- *Get the state mask bit field of EV\_STATE register.*  
void [SCTIMER\\_EventHandleIRQ](#) (SCT\_Type \*base)
- *SCTimer interrupt handler.*

## 31.6 Data Structure Documentation

### 31.6.1 struct sctimer\_pwm\_signal\_param\_t

#### Data Fields

- [sctimer\\_out\\_t](#) output  
*The output pin to use to generate the PWM signal.*
- [sctimer\\_pwm\\_level\\_select\\_t](#) level  
*PWM output active level select.*
- uint8\_t [dutyCyclePercent](#)  
*PWM pulse width, value should be between 0 to 100 0 = always inactive signal (0% duty cycle) 100 = always active signal (100% duty cycle).*

#### Field Documentation

(1) [sctimer\\_pwm\\_level\\_select\\_t](#) [sctimer\\_pwm\\_signal\\_param\\_t::level](#)

(2) [uint8\\_t](#) [sctimer\\_pwm\\_signal\\_param\\_t::dutyCyclePercent](#)

### 31.6.2 struct sctimer\_config\_t

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the [SCTMR\\_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

#### Data Fields

- bool [enableCounterUnify](#)  
*true: SCT operates as a unified 32-bit counter; false: SCT operates as two 16-bit counters.*
- [sctimer\\_clock\\_mode\\_t](#) clockMode  
*SCT clock mode value.*
- [sctimer\\_clock\\_select\\_t](#) clockSelect  
*SCT clock select value.*

- bool [enableBidirection\\_l](#)  
*true: Up-down count mode for the L or unified counter false: Up count mode only for the L or unified counter*
- bool [enableBidirection\\_h](#)  
*true: Up-down count mode for the H or unified counter false: Up count mode only for the H or unified counter.*
- uint8\_t [prescale\\_l](#)  
*Prescale value to produce the L or unified counter clock.*
- uint8\_t [prescale\\_h](#)  
*Prescale value to produce the H counter clock.*
- uint8\_t [outInitState](#)  
*Defines the initial output value.*
- uint8\_t [inputsync](#)  
*SCT INSYNC value, INSYNC field in the CONFIG register, from bit9 to bit 16.*

### Field Documentation

#### (1) bool sctimer\_config\_t::enableCounterUnify

User can use the 16-bit low counter and the 16-bit high counters at the same time; for Hardware limit, user can not use unified 32-bit counter and any 16-bit low/high counter at the same time.

#### (2) bool sctimer\_config\_t::enableBidirection\_h

This field is used only if the enableCounterUnify is set to false

#### (3) uint8\_t sctimer\_config\_t::prescale\_h

This field is used only if the enableCounterUnify is set to false

#### (4) uint8\_t sctimer\_config\_t::inputsync

it is used to define synchronization for input N: bit 9 = input 0 bit 10 = input 1 bit 11 = input 2 bit 12 = input 3 All other bits are reserved (bit13 ~bit 16). How User to set the the value for the member inputsync. IE: delay for input0, and input 1, bypasses for input 2 and input 3 MACRO definition in user level. #define INPUTSYNC0 (0U) #define INPUTSYNC1 (1U) #define INPUTSYNC2 (2U) #define INPUTSYNC3 (3U) User Code. sctimerInfo.inputsync = (1 << INPUTSYNC2) | (1 << INPUTSYNC3);

## 31.7 Typedef Documentation

### 31.7.1 typedef void(\* sctimer\_event\_callback\_t)(void)

## 31.8 Enumeration Type Documentation

### 31.8.1 enum sctimer\_pwm\_mode\_t

Enumerator

*kSCTIMER\_EdgeAlignedPwm* Edge-aligned PWM.  
*kSCTIMER\_CenterAlignedPwm* Center-aligned PWM.

### 31.8.2 enum sctimer\_counter\_t

Enumerator

*kSCTIMER\_Counter\_L* 16-bit Low counter.  
*kSCTIMER\_Counter\_H* 16-bit High counter.  
*kSCTIMER\_Counter\_U* 32-bit Unified counter.

### 31.8.3 enum sctimer\_input\_t

Enumerator

*kSCTIMER\_Input\_0* SCTIMER input 0.  
*kSCTIMER\_Input\_1* SCTIMER input 1.  
*kSCTIMER\_Input\_2* SCTIMER input 2.  
*kSCTIMER\_Input\_3* SCTIMER input 3.  
*kSCTIMER\_Input\_4* SCTIMER input 4.  
*kSCTIMER\_Input\_5* SCTIMER input 5.  
*kSCTIMER\_Input\_6* SCTIMER input 6.  
*kSCTIMER\_Input\_7* SCTIMER input 7.

### 31.8.4 enum sctimer\_out\_t

Enumerator

*kSCTIMER\_Out\_0* SCTIMER output 0.  
*kSCTIMER\_Out\_1* SCTIMER output 1.  
*kSCTIMER\_Out\_2* SCTIMER output 2.  
*kSCTIMER\_Out\_3* SCTIMER output 3.  
*kSCTIMER\_Out\_4* SCTIMER output 4.  
*kSCTIMER\_Out\_5* SCTIMER output 5.  
*kSCTIMER\_Out\_6* SCTIMER output 6.  
*kSCTIMER\_Out\_7* SCTIMER output 7.  
*kSCTIMER\_Out\_8* SCTIMER output 8.  
*kSCTIMER\_Out\_9* SCTIMER output 9.

### 31.8.5 enum sctimer\_pwm\_level\_select\_t

Enumerator

*kSCTIMER\_LowTrue* Low true pulses.  
*kSCTIMER\_HighTrue* High true pulses.



### 31.8.6 enum sctimer\_clock\_mode\_t

Enumerator

*kSCTIMER\_System\_ClockMode* System Clock Mode.  
*kSCTIMER\_Sampled\_ClockMode* Sampled System Clock Mode.  
*kSCTIMER\_Input\_ClockMode* SCT Input Clock Mode.  
*kSCTIMER\_Asynchronous\_ClockMode* Asynchronous Mode.

### 31.8.7 enum sctimer\_clock\_select\_t

Enumerator

*kSCTIMER\_Clock\_On\_Rise\_Input\_0* Rising edges on input 0.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_0* Falling edges on input 0.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_1* Rising edges on input 1.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_1* Falling edges on input 1.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_2* Rising edges on input 2.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_2* Falling edges on input 2.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_3* Rising edges on input 3.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_3* Falling edges on input 3.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_4* Rising edges on input 4.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_4* Falling edges on input 4.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_5* Rising edges on input 5.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_5* Falling edges on input 5.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_6* Rising edges on input 6.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_6* Falling edges on input 6.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_7* Rising edges on input 7.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_7* Falling edges on input 7.

### 31.8.8 enum sctimer\_conflict\_resolution\_t

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time

Enumerator

*kSCTIMER\_ResolveNone* No change.  
*kSCTIMER\_ResolveSet* Set output.  
*kSCTIMER\_ResolveClear* Clear output.  
*kSCTIMER\_ResolveToggle* Toggle output.

### 31.8.9 enum sctimer\_event\_active\_direction\_t

Enumerator

***kSCTIMER\_ActiveIndependent*** This event is triggered regardless of the count direction.

***kSCTIMER\_ActiveInCountUp*** This event is triggered only during up-counting when BIDIR = 1.

***kSCTIMER\_ActiveInCountDown*** This event is triggered only during down-counting when BIDIR = 1.

### 31.8.10 enum sctimer\_interrupt\_enable\_t

Enumerator

***kSCTIMER\_Event0InterruptEnable*** Event 0 interrupt.

***kSCTIMER\_Event1InterruptEnable*** Event 1 interrupt.

***kSCTIMER\_Event2InterruptEnable*** Event 2 interrupt.

***kSCTIMER\_Event3InterruptEnable*** Event 3 interrupt.

***kSCTIMER\_Event4InterruptEnable*** Event 4 interrupt.

***kSCTIMER\_Event5InterruptEnable*** Event 5 interrupt.

***kSCTIMER\_Event6InterruptEnable*** Event 6 interrupt.

***kSCTIMER\_Event7InterruptEnable*** Event 7 interrupt.

***kSCTIMER\_Event8InterruptEnable*** Event 8 interrupt.

***kSCTIMER\_Event9InterruptEnable*** Event 9 interrupt.

***kSCTIMER\_Event10InterruptEnable*** Event 10 interrupt.

***kSCTIMER\_Event11InterruptEnable*** Event 11 interrupt.

***kSCTIMER\_Event12InterruptEnable*** Event 12 interrupt.

### 31.8.11 enum sctimer\_status\_flags\_t

Enumerator

***kSCTIMER\_Event0Flag*** Event 0 Flag.

***kSCTIMER\_Event1Flag*** Event 1 Flag.

***kSCTIMER\_Event2Flag*** Event 2 Flag.

***kSCTIMER\_Event3Flag*** Event 3 Flag.

***kSCTIMER\_Event4Flag*** Event 4 Flag.

***kSCTIMER\_Event5Flag*** Event 5 Flag.

***kSCTIMER\_Event6Flag*** Event 6 Flag.

***kSCTIMER\_Event7Flag*** Event 7 Flag.

***kSCTIMER\_Event8Flag*** Event 8 Flag.

***kSCTIMER\_Event9Flag*** Event 9 Flag.

***kSCTIMER\_Event10Flag*** Event 10 Flag.

***kSCTIMER\_Event11Flag*** Event 11 Flag.

***kSCTIMER\_Event12Flag*** Event 12 Flag.

***kSCTIMER\_BusErrorLFlag*** Bus error due to write when L counter was not halted.

***kSCTIMER\_BusErrorHFlag*** Bus error due to write when H counter was not halted.

## 31.9 Function Documentation

### 31.9.1 `status_t SCTIMER_Init ( SCT_Type * base, const sctimer_config_t * config )`

Note

This API should be called at the beginning of the application using the SCTimer driver.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>config</i>	Pointer to the user configuration structure.

Returns

kStatus\_Success indicates success; Else indicates failure.

### 31.9.2 `void SCTIMER_Deinit ( SCT_Type * base )`

Parameters

<i>base</i>	SCTimer peripheral base address
-------------	---------------------------------

### 31.9.3 `void SCTIMER_GetDefaultConfig ( sctimer_config_t * config )`

The default values are:

```
* config->enableCounterUnify = true;
* config->clockMode = kSCTIMER_System_ClockMode;
* config->clockSelect = kSCTIMER_Clock_On_Rise_Input_0;
* config->enableBidirection_l = false;
* config->enableBidirection_h = false;
* config->prescale_l = 0U;
* config->prescale_h = 0U;
* config->outInitState = 0U;
* config->inputsync = 0xFU;
*
```

## Parameters

<i>config</i>	Pointer to the user configuration structure.
---------------	----------------------------------------------

### 31.9.4 **status\_t SCTIMER\_SetupPwm ( SCT\_Type \* *base*, const sctimer\_pwm\_signal\_param\_t \* *pwmParams*, sctimer\_pwm\_mode\_t *mode*, uint32\_t *pwmFreq\_Hz*, uint32\_t *srcClock\_Hz*, uint32\_t \* *event* )**

Call this function to configure the PWM signal period, mode, duty cycle, and edge. This function will create 2 events; one of the events will trigger on match with the pulse value and the other will trigger when the counter matches the PWM period. The PWM period event is also used as a limit event to reset the counter or change direction. Both events are enabled for the same state. The state number can be retrieved by calling the function `SCTIMER_GetCurrentStateNumber()`. The counter is set to operate as one 32-bit counter (unify bit is set to 1). The counter operates in bi-directional mode when generating a center-aligned PWM.

## Note

When setting PWM output from multiple output pins, they all should use the same PWM mode i.e all PWM's should be either edge-aligned or center-aligned. When using this API, the PWM signal frequency of all the initialized channels must be the same. Otherwise all the initialized channels' PWM signal frequency is equal to the last call to the API's `pwmFreq_Hz`.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>pwmParams</i>	PWM parameters to configure the output
<i>mode</i>	PWM operation mode, options available in enumeration <a href="#">sctimer_pwm_mode_t</a>
<i>pwmFreq_Hz</i>	PWM signal frequency in Hz
<i>srcClock_Hz</i>	SCTimer counter clock in Hz
<i>event</i>	Pointer to a variable where the PWM period event number is stored

## Returns

`kStatus_Success` on success `kStatus_Fail` If we have hit the limit in terms of number of events created or if an incorrect PWM duty cycle is passed in.

### 31.9.5 **void SCTIMER\_UpdatePwmDutycycle ( SCT\_Type \* *base*, sctimer\_out\_t *output*, uint8\_t *dutyCyclePercent*, uint32\_t *event* )**

Before calling this function, the counter is set to operate as one 32-bit counter (unify bit is set to 1).

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>output</i>	The output to configure
<i>dutyCycle-Percent</i>	New PWM pulse width; the value should be between 1 to 100
<i>event</i>	Event number associated with this PWM signal. This was returned to the user by the function <a href="#">SCTIMER_SetupPwm()</a> .

### 31.9.6 static void SCTIMER\_EnableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-_interrupt_enable_t</a>

### 31.9.7 static void SCTIMER\_DisableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-_interrupt_enable_t</a>

### 31.9.8 static uint32\_t SCTIMER\_GetEnabledInterrupts ( SCT\_Type \* *base* ) [inline], [static]

## Parameters

---

<i>base</i>	SCTimer peripheral base address
-------------	---------------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [sctimer\\_interrupt\\_enable\\_t](#)

**31.9.9 static uint32\_t SCTIMER\_GetStatusFlags ( SCT\_Type \* *base* ) [inline], [static]**

Parameters

<i>base</i>	SCTimer peripheral base address
-------------	---------------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [sctimer\\_status\\_flags\\_t](#)

**31.9.10 static void SCTIMER\_ClearStatusFlags ( SCT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

Parameters

<i>base</i>	SCTimer peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">sctimer_status_flags_t</a>

**31.9.11 static void SCTIMER\_StartTimer ( SCT\_Type \* *base*, uint32\_t *countertoStart* ) [inline], [static]**

Note

In 16-bit mode, we can enable both Counter\_L and Counter\_H, In 32-bit mode, we only can select Counter\_U.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>countertoStart</i>	The SCTimer counters to enable. This is a logical OR of members of the enumeration <a href="#">sctimer_counter_t</a> .

### 31.9.12 static void SCTIMER\_StopTimer ( SCT\_Type \* *base*, uint32\_t *countertoStop* ) [inline], [static]

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>countertoStop</i>	The SCTimer counters to stop. This is a logical OR of members of the enumeration <a href="#">sctimer_counter_t</a> .

### 31.9.13 status\_t SCTIMER\_CreateAndScheduleEvent ( SCT\_Type \* *base*, sctimer\_event\_t *howToMonitor*, uint32\_t *matchValue*, uint32\_t *whichIO*, sctimer\_counter\_t *whichCounter*, uint32\_t \* *event* )

This function will configure an event using the options provided by the user. If the event type uses the counter match, then the function will set the user provided match value into a match register and put this match register number into the event control register. The event is enabled for the current state and the event number is increased by one at the end. The function returns the event number; this event number can be used to configure actions to be done when this event is triggered.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>howToMonitor</i>	Event type; options are available in the enumeration <a href="#">sctimer_interrupt_enable_t</a>
<i>matchValue</i>	The match value that will be programmed to a match register
<i>whichIO</i>	The input or output that will be involved in event triggering. This field is ignored if the event type is "match only"

<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>event</i>	Pointer to a variable where the new event number is stored

## Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of events created or if we have reached the limit in terms of number of match registers

### 31.9.14 void SCTIMER\_ScheduleEvent ( SCT\_Type \* *base*, uint32\_t *event* )

This function will allow the event passed in to trigger in the current state. The event must be created earlier by either calling the function [SCTIMER\\_SetupPwm\(\)](#) or function [SCTIMER\\_CreateAndScheduleEvent\(\)](#).

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>event</i>	Event number to enable in the current state

### 31.9.15 status\_t SCTIMER\_IncreaseState ( SCT\_Type \* *base* )

All future events created by calling the function [SCTIMER\\_ScheduleEvent\(\)](#) will be enabled in this new state.

## Parameters

<i>base</i>	SCTimer peripheral base address
-------------	---------------------------------

## Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of states used

### 31.9.16 uint32\_t SCTIMER\_GetCurrentState ( SCT\_Type \* *base* )

User can use this to set the next state by calling the function [SCTIMER\\_SetupNextStateAction\(\)](#).



## Parameters

<i>base</i>	SCTimer peripheral base address
-------------	---------------------------------

## Returns

The current state

**31.9.17 static void SCTIMER\_SetCounterState ( SCT\_Type \* *base*,  
sctimer\_counter\_t *whichCounter*, uint32\_t *state* ) [inline], [static]**

The function is to set the state variable bit field of STATE register. Writing to the STATE\_L, STATE\_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>state</i>	The counter current state number (only support range from 0~31).

**31.9.18 static uint16\_t SCTIMER\_GetCounterState ( SCT\_Type \* *base*,  
sctimer\_counter\_t *whichCounter* ) [inline], [static]**

The function is to get the state variable bit field of STATE register.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.

## Returns

The the counter current state value.

**31.9.19 status\_t SCTIMER\_SetupCaptureAction ( SCT\_Type \* *base*,  
sctimer\_counter\_t *whichCounter*, uint32\_t \* *captureRegister*, uint32\_t  
*event* )**

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>captureRegister</i>	Pointer to a variable where the capture register number will be returned. User can read the captured value from this register when the specified event is triggered.
<i>event</i>	Event number that will trigger the capture

## Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of match/capture registers available

### 31.9.20 void SCTIMER\_SetCallback ( SCT\_Type \* *base*, sctimer\_event\_callback\_t *callback*, uint32\_t *event* )

If the interrupt for the event is enabled by the user, then a callback can be registered which will be invoked when the event is triggered

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>event</i>	Event number that will trigger the interrupt
<i>callback</i>	Function to invoke when the event is triggered

### 31.9.21 static void SCTIMER\_SetupStateLdMethodAction ( SCT\_Type \* *base*, uint32\_t *event*, bool *fgLoad* ) [inline], [static]

Change the load method of transition, it will be triggered by the event number that is passed in by the user.

## Parameters

<i>base</i>	SCTimer peripheral base address
-------------	---------------------------------

<i>event</i>	Event number that will change the method to trigger the state transition
<i>fgLoad</i>	<p>The method to load highest-numbered event occurring for that state to the STATE register.</p> <ul style="list-style-type: none"> <li>• true: Load the STATEV value to STATE when the event occurs to be the next state.</li> <li>• false: Add the STATEV value to STATE when the event occurs to be the next state.</li> </ul>

**31.9.22** `static void SCTIMER_SetupNextStateActionwithLdMethod ( SCT_Type * base, uint32_t nextState, uint32_t event, bool fgLoad ) [inline], [static]`

This transition will be triggered by the event number that is passed in by the user, the method decide how to load the highest-numbered event occurring for that state to the STATE register.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>nextState</i>	The next state SCTimer will transition to
<i>event</i>	Event number that will trigger the state transition
<i>fgLoad</i>	<p>The method to load the highest-numbered event occurring for that state to the STATE register.</p> <ul style="list-style-type: none"> <li>• true: Load the STATEV value to STATE when the event occurs to be the next state.</li> <li>• false: Add the STATEV value to STATE when the event occurs to be the next state.</li> </ul>

**31.9.23** `static void SCTIMER_SetupNextStateAction ( SCT_Type * base, uint32_t nextState, uint32_t event ) [inline], [static]`

**Deprecated** Do not use this function. It has been superceded by [SCTIMER\\_SetupNextStateActionwith-LdMethod](#)

This transition will be triggered by the event number that is passed in by the user.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>nextState</i>	The next state SCTimer will transition to
<i>event</i>	Event number that will trigger the state transition

**31.9.24 static void SCTIMER\_SetupEventActiveDirection ( SCT\_Type \* *base*, sctimer\_event\_active\_direction\_t *activeDirection*, uint32\_t *event* ) [inline], [static]**

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>activeDirection</i>	Event generation active direction, see <a href="#">sctimer_event_active_direction_t</a> .
<i>event</i>	Event number that need setup the active direction.

**31.9.25 static void SCTIMER\_SetupOutputSetAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* ) [inline], [static]**

This output will be set when the event number that is passed in by the user is triggered.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichIO</i>	The output to set
<i>event</i>	Event number that will trigger the output change

**31.9.26 static void SCTIMER\_SetupOutputClearAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* ) [inline], [static]**

This output will be cleared when the event number that is passed in by the user is triggered.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichIO</i>	The output to clear
<i>event</i>	Event number that will trigger the output change

### 31.9.27 void SCTIMER\_SetupOutputToggleAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* )

This change in the output level is triggered by the event number that is passed in by the user.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichIO</i>	The output to toggle
<i>event</i>	Event number that will trigger the output change

### 31.9.28 static void SCTIMER\_SetupCounterLimitAction ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]

The counter is limited when the event number that is passed in by the user is triggered.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>event</i>	Event number that will trigger the counter to be limited

### 31.9.29 static void SCTIMER\_SetupCounterStopAction ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]

The counter is stopped when the event number that is passed in by the user is triggered.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>event</i>	Event number that will trigger the counter to be stopped

**31.9.30 static void SCTIMER\_SetupCounterStartAction ( SCT\_Type \* *base*,  
sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]**

The counter will re-start when the event number that is passed in by the user is triggered.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>event</i>	Event number that will trigger the counter to re-start

**31.9.31 static void SCTIMER\_SetupCounterHaltAction ( SCT\_Type \* *base*,  
sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]**

The counter is disabled (halted) when the event number that is passed in by the user is triggered. When the counter is halted, all further events are disabled. The HALT condition can only be removed by calling the [SCTIMER\\_StartTimer\(\)](#) function.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>event</i>	Event number that will trigger the counter to be halted

**31.9.32 static void SCTIMER\_SetupDmaTriggerAction ( SCT\_Type \* *base*, uint32\_t  
*dmaNumber*, uint32\_t *event* ) [inline], [static]**

DMA request will be triggered by the event number that is passed in by the user.

Parameters

<i>base</i>	SCTimer peripheral base address
<i>dmaNumber</i>	The DMA request to generate
<i>event</i>	Event number that will trigger the DMA request

**31.9.33** `static void SCTIMER_SetCOUNTValue ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t value ) [inline], [static]`

The function is to set the value of Count register, Writing to the COUNT\_L, COUNT\_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
<i>value</i>	the counter value update to the COUNT register.

### 31.9.34 static uint32\_t SCTIMER\_GetCOUNTValue ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter* ) [inline], [static]

The function is to read the value of Count register, software can read the counter registers at any time..

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>whichCounter</i>	SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.

## Returns

The value of counter selected.

### 31.9.35 static void SCTIMER\_SetEventInState ( SCT\_Type \* *base*, uint32\_t *event*, uint32\_t *state* ) [inline], [static]

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>event</i>	The EV_STATE register be set.
<i>state</i>	The state value in which the event is enabled to occur.

### 31.9.36 static void SCTIMER\_ClearEventInState ( SCT\_Type \* *base*, uint32\_t *event*, uint32\_t *state* ) [inline], [static]



## Parameters

<i>base</i>	SCTimer peripheral base address
<i>event</i>	The EV_STATE register be clear.
<i>state</i>	The state value in which the event is disabled to occur.

**31.9.37 static bool SCTIMER\_GetEventInState ( SCT\_Type \* *base*, uint32\_t *event*, uint32\_t *state* ) [inline], [static]**

## Note

This function is to check whether the event is enabled in a specific state.

## Parameters

<i>base</i>	SCTimer peripheral base address
<i>event</i>	The EV_STATE register be read.
<i>state</i>	The state value.

## Returns

The the state mask bit field of EV\_STATE register.

- true: The event is enable in state.
- false: The event is disable in state.

**31.9.38 void SCTIMER\_EventHandleIRQ ( SCT\_Type \* *base* )**

## Parameters

<i>base</i>	SCTimer peripheral base address.
-------------	----------------------------------

## Chapter 32

# SYSCTL: I2S bridging and signal sharing Configuration

### 32.1 Overview

The MCUXpresso SDK provides a peripheral driver for the SYSCTL module of MCUXpresso SDK devices. For further details, see the corresponding chapter.

#### Files

- file [fsl\\_sysctl.h](#)
- file [fsl\\_sysctl.h](#)

#### Enumerations

- enum [\\_sysctl\\_share\\_set\\_index](#) {  
    [kSYSCTL\\_ShareSet0](#) = 0,  
    [kSYSCTL\\_ShareSet1](#) = 1 }  
    *SYSCTL share set.*
- enum [sysctl\\_fcctrlsel\\_signal\\_t](#) {  
    [kSYSCTL\\_FlexcommSignalSCK](#) = [SYSCTL\\_FCCTRLSEL\\_SCKINSEL\\_SHIFT](#),  
    [kSYSCTL\\_FlexcommSignalWS](#) = [SYSCTL\\_FCCTRLSEL\\_WSINSEL\\_SHIFT](#),  
    [kSYSCTL\\_FlexcommSignalDataIn](#) = [SYSCTL\\_FCCTRLSEL\\_DATAINSEL\\_SHIFT](#),  
    [kSYSCTL\\_FlexcommSignalDataOut](#) = [SYSCTL\\_FCCTRLSEL\\_DATAOUTSEL\\_SHIFT](#) }  
    *SYSCTL flexcomm signal.*
- enum [\\_sysctl\\_share\\_src](#) {  
    [kSYSCTL\\_Flexcomm0](#) = 0,  
    [kSYSCTL\\_Flexcomm1](#) = 1,  
    [kSYSCTL\\_Flexcomm2](#) = 2,  
    [kSYSCTL\\_Flexcomm4](#) = 4,  
    [kSYSCTL\\_Flexcomm5](#) = 5,  
    [kSYSCTL\\_Flexcomm6](#) = 6,  
    [kSYSCTL\\_Flexcomm7](#) = 7 }  
    *SYSCTL flexcomm index.*
- enum [\\_sysctl\\_dataout\\_mask](#) {  
    [kSYSCTL\\_Flexcomm0DataOut](#) = [SYSCTL\\_SHAREDCTRLSET\\_FC0DATAOUTEN\\_MASK](#),  
    [kSYSCTL\\_Flexcomm1DataOut](#) = [SYSCTL\\_SHAREDCTRLSET\\_FC1DATAOUTEN\\_MASK](#),  
    [kSYSCTL\\_Flexcomm2DataOut](#) = [SYSCTL\\_SHAREDCTRLSET\\_FC2DATAOUTEN\\_MASK](#),  
    [kSYSCTL\\_Flexcomm4DataOut](#) = [SYSCTL\\_SHAREDCTRLSET\\_FC4DATAOUTEN\\_MASK](#),  
    [kSYSCTL\\_Flexcomm5DataOut](#) = [SYSCTL\\_SHAREDCTRLSET\\_FC5DATAOUTEN\\_MASK](#),  
    [kSYSCTL\\_Flexcomm6DataOut](#) = [SYSCTL\\_SHAREDCTRLSET\\_FC6DATAOUTEN\\_MASK](#),  
    [kSYSCTL\\_Flexcomm7DataOut](#) = [SYSCTL\\_SHAREDCTRLSET\\_FC7DATAOUTEN\\_MASK](#) }  
    *SYSCTL shared data out mask.*

- enum `sysctl_sharedctrlset_signal_t` {  
`kSYSCTL_SharedCtrlSignalSCK` = `SYSCTL_SHAREDCTRLSET_SHAREDSCSEL_SHIFT`,  
`kSYSCTL_SharedCtrlSignalWS` = `SYSCTL_SHAREDCTRLSET_SHAREDWSSEL_SHIFT`,  
`kSYSCTL_SharedCtrlSignalDataIn` = `SYSCTL_SHAREDCTRLSET_SHAREDdatasel_SHIFT`,  
`kSYSCTL_SharedCtrlSignalDataOut` = `SYSCTL_SHAREDCTRLSET_FC0DATAOUTEN_SHIFT` }  
*SYSCTL flexcomm signal.*

## Driver version

- #define `FSL_SYSCTL_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 5)`)  
*Group sysctl driver version for SDK.*

## Initialization and deinitialization

- void `SYSCTL_Init` (`SYSCTL_Type *base`)  
*SYSCTL initial.*
- void `SYSCTL_Deinit` (`SYSCTL_Type *base`)  
*SYSCTL deinit.*

## SYSCTL share signal configure

- void `SYSCTL_SetFlexcommShareSet` (`SYSCTL_Type *base`, `uint32_t flexCommIndex`, `uint32_t sckSet`, `uint32_t wsSet`, `uint32_t dataInSet`, `uint32_t dataOutSet`)  
*SYSCTL share set configure for flexcomm.*
- void `SYSCTL_SetShareSet` (`SYSCTL_Type *base`, `uint32_t flexCommIndex`, `sysctl_fcctrlsel_signal_t signal`, `uint32_t set`)  
*SYSCTL share set configure for separate signal.*
- void `SYSCTL_SetShareSetSrc` (`SYSCTL_Type *base`, `uint32_t setIndex`, `uint32_t sckShareSrc`, `uint32_t wsShareSrc`, `uint32_t dataInShareSrc`, `uint32_t dataOutShareSrc`)  
*SYSCTL share set source configure.*
- void `SYSCTL_SetShareSignalSrc` (`SYSCTL_Type *base`, `uint32_t setIndex`, `sysctl_sharedctrlset_signal_t signal`, `uint32_t shareSrc`)  
*SYSCTL sck source configure.*

## 32.2 Macro Definition Documentation

### 32.2.1 #define FSL\_SYSCTL\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))

Version 2.0.5.

## 32.3 Enumeration Type Documentation

### 32.3.1 enum \_sysctl\_share\_set\_index

Enumerator

`kSYSCTL_ShareSet0` share set 0

***kSYSCTL\_ShareSet1*** share set 1

### 32.3.2 enum sysctl\_fcctrlsel\_signal\_t

Enumerator

***kSYSCTL\_FlexcommSignalSCK*** SCK signal.  
***kSYSCTL\_FlexcommSignalWS*** WS signal.  
***kSYSCTL\_FlexcommSignalDataIn*** Data in signal.  
***kSYSCTL\_FlexcommSignalDataOut*** Data out signal.

### 32.3.3 enum \_sysctl\_share\_src

Enumerator

***kSYSCTL\_Flexcomm0*** share set 0  
***kSYSCTL\_Flexcomm1*** share set 1  
***kSYSCTL\_Flexcomm2*** share set 2  
***kSYSCTL\_Flexcomm4*** share set 4  
***kSYSCTL\_Flexcomm5*** share set 5  
***kSYSCTL\_Flexcomm6*** share set 6  
***kSYSCTL\_Flexcomm7*** share set 7

### 32.3.4 enum \_sysctl\_dataout\_mask

Enumerator

***kSYSCTL\_Flexcomm0DataOut*** share set 0  
***kSYSCTL\_Flexcomm1DataOut*** share set 1  
***kSYSCTL\_Flexcomm2DataOut*** share set 2  
***kSYSCTL\_Flexcomm4DataOut*** share set 4  
***kSYSCTL\_Flexcomm5DataOut*** share set 5  
***kSYSCTL\_Flexcomm6DataOut*** share set 6  
***kSYSCTL\_Flexcomm7DataOut*** share set 7

### 32.3.5 enum sysctl\_sharedctrlset\_signal\_t

Enumerator

***kSYSCTL\_SharedCtrlSignalSCK*** SCK signal.

*kSYSCTL\_SharedCtrlSignalWS* WS signal.  
*kSYSCTL\_SharedCtrlSignalDataIn* Data in signal.  
*kSYSCTL\_SharedCtrlSignalDataOut* Data out signal.

## 32.4 Function Documentation

### 32.4.1 void SYSCTL\_Init ( SYSCTL\_Type \* *base* )

Parameters

<i>base</i>	Base address of the SYSCTL peripheral.
-------------	----------------------------------------

### 32.4.2 void SYSCTL\_Deinit ( SYSCTL\_Type \* *base* )

Parameters

<i>base</i>	Base address of the SYSCTL peripheral.
-------------	----------------------------------------

### 32.4.3 void SYSCTL\_SetFlexcommShareSet ( SYSCTL\_Type \* *base*, uint32\_t *flexCommIndex*, uint32\_t *sckSet*, uint32\_t *wsSet*, uint32\_t *dataInSet*, uint32\_t *dataOutSet* )

Parameters

<i>base</i>	Base address of the SYSCTL peripheral.
<i>flexCommIndex</i>	index of flexcomm, reference <code>_sysctl_share_src</code>
<i>sckSet</i>	share set for sck, reference <code>_sysctl_share_set_index</code>
<i>wsSet</i>	share set for ws, reference <code>_sysctl_share_set_index</code>
<i>dataInSet</i>	share set for data in, reference <code>_sysctl_share_set_index</code>
<i>dataOutSet</i>	share set for data out, reference <code>_sysctl_dataout_mask</code>

### 32.4.4 void SYSCTL\_SetShareSet ( SYSCTL\_Type \* *base*, uint32\_t *flexCommIndex*, sysctl\_fcctrlsel\_signal\_t *signal*, uint32\_t *set* )

## Parameters

<i>base</i>	Base address of the SYSCCTL peripheral
<i>flexCommIndex</i>	index of flexcomm,reference _sysctl_share_src
<i>signal</i>	FCCTRLSEL signal shift
<i>set</i>	share set for sck, reference _sysctl_share_set_index

**32.4.5 void SYSCCTL\_SetShareSetSrc ( SYSCCTL\_Type \* *base*, uint32\_t *setIndex*, uint32\_t *sckShareSrc*, uint32\_t *wsShareSrc*, uint32\_t *dataInShareSrc*, uint32\_t *dataOutShareSrc* )**

## Parameters

<i>base</i>	Base address of the SYSCCTL peripheral
<i>setIndex</i>	index of share set, reference _sysctl_share_set_index
<i>sckShareSrc</i>	sck source for this share set,reference _sysctl_share_src
<i>wsShareSrc</i>	ws source for this share set,reference _sysctl_share_src
<i>dataInShareSrc</i>	data in source for this share set,reference _sysctl_share_src
<i>dataOutShareSrc</i>	data out source for this share set,reference _sysctl_dataout_mask

**32.4.6 void SYSCCTL\_SetShareSignalSrc ( SYSCCTL\_Type \* *base*, uint32\_t *setIndex*, sysctl\_sharedctrlset\_signal\_t *signal*, uint32\_t *shareSrc* )**

## Parameters

<i>base</i>	Base address of the SYSCCTL peripheral
<i>setIndex</i>	index of share set, reference _sysctl_share_set_index
<i>signal</i>	FCCTRLSEL signal shift
<i>shareSrc</i>	sck source fro this share set,reference _sysctl_share_src

## Chapter 33

# UTICK: MicroTick Timer Driver

### 33.1 Overview

The MCUXpresso SDK provides a peripheral driver for the UTICK module of MCUXpresso SDK devices.

UTICK driver is created to help user to operate the UTICK module. The UTICK timer can be used as a low power timer. The APIs can be used to enable the UTICK module, initialize it and set the time. UTICK can be used as a wake up source from low power mode.

### 33.2 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/utick

#### Files

- file [fsl\\_utick.h](#)

#### Typedefs

- typedef void(\* [utick\\_callback\\_t](#))(void)  
*UTICK callback function.*

#### Enumerations

- enum [utick\\_mode\\_t](#) {  
    [kUTICK\\_Onetime](#) = 0x0U,  
    [kUTICK\\_Repeat](#) = 0x1U }  
*UTICK timer operational mode.*

#### Driver version

- #define [FSL\\_UTICK\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 5))  
*UTICK driver version 2.0.5.*

#### Initialization and deinitialization

- void [UTICK\\_Init](#) (UTICK\_Type \*base)  
*Initializes an UTICK by turning its bus clock on.*
- void [UTICK\\_Deinit](#) (UTICK\_Type \*base)  
*Deinitializes a UTICK instance.*
- uint32\_t [UTICK\\_GetStatusFlags](#) (UTICK\_Type \*base)  
*Get Status Flags.*
- void [UTICK\\_ClearStatusFlags](#) (UTICK\_Type \*base)  
*Clear Status Interrupt Flags.*

- void [UTICK\\_SetTick](#) (UTICK\_Type \*base, [utick\\_mode\\_t](#) mode, uint32\_t count, [utick\\_callback\\_t](#) cb)  
*Starts UTICK.*
- void [UTICK\\_HandleIRQ](#) (UTICK\_Type \*base, [utick\\_callback\\_t](#) cb)  
*UTICK Interrupt Service Handler.*

### 33.3 Macro Definition Documentation

#### 33.3.1 #define FSL\_UTICK\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))

### 33.4 Typedef Documentation

#### 33.4.1 typedef void(\* utick\_callback\_t)(void)

### 33.5 Enumeration Type Documentation

#### 33.5.1 enum utick\_mode\_t

Enumerator

*kUTICK\_Onetime* Trigger once.  
*kUTICK\_Repeat* Trigger repeatedly.

### 33.6 Function Documentation

#### 33.6.1 void UTICK\_Init ( UTICK\_Type \* *base* )

#### 33.6.2 void UTICK\_Deinit ( UTICK\_Type \* *base* )

This function shuts down Utick bus clock

Parameters

<i>base</i>	UTICK peripheral base address.
-------------	--------------------------------

#### 33.6.3 uint32\_t UTICK\_GetStatusFlags ( UTICK\_Type \* *base* )

This returns the status flag

Parameters



<i>base</i>	UTICK peripheral base address.
-------------	--------------------------------

Returns

status register value

### 33.6.4 void UTICK\_ClearStatusFlags ( UTICK\_Type \* *base* )

This clears intr status flag

Parameters

<i>base</i>	UTICK peripheral base address.
-------------	--------------------------------

Returns

none

### 33.6.5 void UTICK\_SetTick ( UTICK\_Type \* *base*, utick\_mode\_t *mode*, uint32\_t *count*, utick\_callback\_t *cb* )

This function starts a repeat/onetime countdown with an optional callback

Parameters

<i>base</i>	UTICK peripheral base address.
<i>mode</i>	UTICK timer mode (ie kUTICK_onetime or kUTICK_repeat)
<i>count</i>	UTICK timer mode (ie kUTICK_onetime or kUTICK_repeat)
<i>cb</i>	UTICK callback (can be left as NULL if none, otherwise should be a void func(void))

Returns

none

### 33.6.6 void UTICK\_HandleIRQ ( UTICK\_Type \* *base*, utick\_callback\_t *cb* )

This function handles the interrupt and refers to the callback array in the driver to callback user (as per request in [UTICK\\_SetTick\(\)](#)). if no user callback is scheduled, the interrupt will simply be cleared.

## Parameters

<i>base</i>	UTICK peripheral base address.
<i>cb</i>	callback scheduled for this instance of UTICK

## Returns

none

## Chapter 34

# WWDT: Windowed Watchdog Timer Driver

### 34.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

### 34.2 Function groups

#### 34.2.1 Initialization and deinitialization

The function [WWDT\\_Init\(\)](#) initializes the watchdog timer with specified configurations. The configurations include timeout value and whether to enable watchdog after init. The function [WWDT\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [WWDT\\_Deinit\(\)](#) disables the watchdog and the module clock.

#### 34.2.2 Status

Provides functions to get and clear the WWDT status.

#### 34.2.3 Interrupt

Provides functions to enable/disable WWDT interrupts and get current enabled interrupts.

#### 34.2.4 Watch dog Refresh

The function [WWDT\\_Refresh\(\)](#) feeds the WWDT.

### 34.3 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/wwdt

### Files

- file [fsl\\_wwdt.h](#)

### Data Structures

- struct [wwdt\\_config\\_t](#)  
*Describes WWDT configuration structure. [More...](#)*

## Enumerations

- enum `_wwdt_status_flags_t` {  
`kWWDT_TimeoutFlag` = `WWDT_MOD_WDTOF_MASK`,  
`kWWDT_WarningFlag` = `WWDT_MOD_WDINT_MASK` }  
*WWDT status flags.*

## Driver version

- #define `FSL_WWDT_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 9)`)  
*Defines WWDT driver version.*

## Refresh sequence

- #define `WWDT_FIRST_WORD_OF_REFRESH` (`0xAAU`)  
*First word of refresh sequence.*
- #define `WWDT_SECOND_WORD_OF_REFRESH` (`0x55U`)  
*Second word of refresh sequence.*

## WWDT Initialization and De-initialization

- void `WWDT_GetDefaultConfig` (`wwdt_config_t *config`)  
*Initializes WWDT configure structure.*
- void `WWDT_Init` (`WWDT_Type *base`, const `wwdt_config_t *config`)  
*Initializes the WWDT.*
- void `WWDT_Deinit` (`WWDT_Type *base`)  
*Shuts down the WWDT.*

## WWDT Functional Operation

- static void `WWDT_Enable` (`WWDT_Type *base`)  
*Enables the WWDT module.*
- static void `WWDT_Disable` (`WWDT_Type *base`)  
*Disables the WWDT module.*
- static uint32\_t `WWDT_GetStatusFlags` (`WWDT_Type *base`)  
*Gets all WWDT status flags.*
- void `WWDT_ClearStatusFlags` (`WWDT_Type *base`, uint32\_t mask)  
*Clear WWDT flag.*
- static void `WWDT_SetWarningValue` (`WWDT_Type *base`, uint32\_t warningValue)  
*Set the WWDT warning value.*
- static void `WWDT_SetTimeoutValue` (`WWDT_Type *base`, uint32\_t timeoutCount)  
*Set the WWDT timeout value.*
- static void `WWDT_SetWindowValue` (`WWDT_Type *base`, uint32\_t windowValue)  
*Sets the WWDT window value.*
- void `WWDT_Refresh` (`WWDT_Type *base`)  
*Refreshes the WWDT timer.*

## 34.4 Data Structure Documentation

### 34.4.1 struct wwdt\_config\_t

#### Data Fields

- bool [enableWwdt](#)  
*Enables or disables WWDT.*
- bool [enableWatchdogReset](#)  
*true: Watchdog timeout will cause a chip reset false: Watchdog timeout will not cause a chip reset*
- bool [enableWatchdogProtect](#)  
*true: Enable watchdog protect i.e timeout value can only be changed after counter is below warning & window values false: Disable watchdog protect; timeout value can be changed at any time*
- bool [enableLockOscillator](#)  
*true: Disabling or powering down the watchdog oscillator is prevented Once set, this bit can only be cleared by a reset false: Do not lock oscillator*
- uint32\_t [windowValue](#)  
*Window value, set this to 0xFFFFF if windowing is not in effect.*
- uint32\_t [timeoutValue](#)  
*Timeout value.*
- uint32\_t [warningValue](#)  
*Watchdog time counter value that will generate a warning interrupt.*
- uint32\_t [clockFreq\\_Hz](#)  
*Watchdog clock source frequency.*

#### Field Documentation

##### (1) uint32\_t wwdt\_config\_t::warningValue

Set this to 0 for no warning

##### (2) uint32\_t wwdt\_config\_t::clockFreq\_Hz

## 34.5 Macro Definition Documentation

### 34.5.1 #define FSL\_WWDT\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 9))

## 34.6 Enumeration Type Documentation

### 34.6.1 enum \_wwdt\_status\_flags\_t

This structure contains the WWDT status flags for use in the WWDT functions.

Enumerator

**kWWDT\_TimeoutFlag** Time-out flag, set when the timer times out.

**kWWDT\_WarningFlag** Warning interrupt flag, set when timer is below the value WDWARNINT.

## 34.7 Function Documentation

### 34.7.1 void WWDT\_GetDefaultConfig ( wwdt\_config\_t \* *config* )

This function initializes the WWDT configure structure to default value. The default value are:

```
* config->enableWwdt = true;
* config->enableWatchdogReset = false;
* config->enableWatchdogProtect = false;
* config->enableLockOscillator = false;
* config->windowValue = 0xFFFFF0U;
* config->timeoutValue = 0xFFFFF0U;
* config->warningValue = 0;
*
```

Parameters

<i>config</i>	Pointer to WWDT config structure.
---------------	-----------------------------------

See Also

[wwdt\\_config\\_t](#)

### 34.7.2 void WWDT\_Init ( WWDT\_Type \* *base*, const wwdt\_config\_t \* *config* )

This function initializes the WWDT. When called, the WWDT runs according to the configuration.

Example:

```
* wwdt_config_t config;
* WWDT_GetDefaultConfig(&config);
* config.timeoutValue = 0x7ffU;
* WWDT_Init(wwdt_base, &config);
*
```

Parameters

<i>base</i>	WWDT peripheral base address
<i>config</i>	The configuration of WWDT

### 34.7.3 void WWDT\_Deinit ( WWDT\_Type \* *base* )

This function shuts down the WWDT.

## Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

**34.7.4 static void WWDT\_Enable ( WWDT\_Type \* *base* ) [inline], [static]**

This function write value into WWDT\_MOD register to enable the WWDT, it is a write-once bit; once this bit is set to one and a watchdog feed is performed, the watchdog timer will run permanently.

## Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

**34.7.5 static void WWDT\_Disable ( WWDT\_Type \* *base* ) [inline], [static]**

**Deprecated** Do not use this function. It will be deleted in next release version, for once the bit field of WDEN written with a 1, it can not be re-written with a 0.

This function write value into WWDT\_MOD register to disable the WWDT.

## Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

**34.7.6 static uint32\_t WWDT\_GetStatusFlags ( WWDT\_Type \* *base* ) [inline], [static]**

This function gets all status flags.

Example for getting Timeout Flag:

```
*  uint32_t status;
*  status = WWDT_GetStatusFlags(wwdt_base) &
*           kWWDT_TimeoutFlag;
*
```

## Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

## Returns

The status flags. This is the logical OR of members of the enumeration [\\_wwdt\\_status\\_flags\\_t](#)

### 34.7.7 void WWDT\_ClearStatusFlags ( WWDT\_Type \* *base*, uint32\_t *mask* )

This function clears WWDT status flag.

Example for clearing warning flag:

```
* WWDT_ClearStatusFlags(wwdt_base, kWWDT_WarningFlag);
*
```

## Parameters

<i>base</i>	WWDT peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration <a href="#">_wwdt_status_flags_t</a>

### 34.7.8 static void WWDT\_SetWarningValue ( WWDT\_Type \* *base*, uint32\_t *warningValue* ) [inline], [static]

The WDWARNINT register determines the watchdog timer counter value that will generate a watchdog interrupt. When the watchdog timer counter is no longer greater than the value defined by WARNINT, an interrupt will be generated after the subsequent WDCLK.

## Parameters

<i>base</i>	WWDT peripheral base address
<i>warningValue</i>	WWDT warning value.

### 34.7.9 static void WWDT\_SetTimeoutValue ( WWDT\_Type \* *base*, uint32\_t *timeoutCount* ) [inline], [static]

This function sets the timeout value. Every time a feed sequence occurs the value in the TC register is loaded into the Watchdog timer. Writing a value below 0xFF will cause 0xFF to be loaded into the TC



register. Thus the minimum time-out interval is  $TWDCLK * 256 * 4$ . If enableWatchdogProtect flag is true in [wwdt\\_config\\_t](#) config structure, any attempt to change the timeout value before the watchdog counter is below the warning and window values will cause a watchdog reset and set the WDTOF flag.

## Parameters

<i>base</i>	WWDT peripheral base address
<i>timeoutCount</i>	WWDT timeout value, count of WWDT clock tick.

### 34.7.10 static void WWDT\_SetWindowValue ( WWDT\_Type \* *base*, uint32\_t *windowValue* ) [inline], [static]

The WINDOW register determines the highest TV value allowed when a watchdog feed is performed. If a feed sequence occurs when timer value is greater than the value in WINDOW, a watchdog event will occur. To disable windowing, set windowValue to 0xFFFFFFFF (maximum possible timer value) so windowing is not in effect.

## Parameters

<i>base</i>	WWDT peripheral base address
<i>windowValue</i>	WWDT window value.

### 34.7.11 void WWDT\_Refresh ( WWDT\_Type \* *base* )

This function feeds the WWDT. This function should be called before WWDT timer is in timeout. Otherwise, a reset is asserted.

## Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------


# Chapter 35

## Debug Console

### 35.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the layout of debug console.



Debug console overview

### 35.2 Function groups

#### 35.2.1 Initialization

To initialize the debug console, call the [DbgConsole\\_Init\(\)](#) function with these parameters. This function automatically enables the module and the clock.

```
status_t DbgConsole_Init(uint8_t instance, uint32_t baudRate,
    serial_port_type_t device, uint32_t clkSrcFreq);
```

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type
{
    kSerialPort_Uart = 1U,
    kSerialPort_UsbCdc,
    kSerialPort_Swo,
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral. This example shows how to call the `DbgConsole_Init()` given the user configuration structure.

```
DbgConsole_Init(BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE,
                BOARD_DEBUG_UART_CLK_FREQ);
```

### 35.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

- Support a format specifier for PRINTF following this prototype "`%[flags][width][.precision][length]specifier`", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width sub-specifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

<b>.precision</b>	<b>Description</b>
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

<b>length</b>	<b>Description</b>
Do not support	

<b>specifier</b>	<b>Description</b>
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
x	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
o	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
c	Character
s	String of characters
n	Nothing printed

specifier	Description
-----------	-------------

- Support a format specifier for SCANF following this prototype " %[\*][width][length]specifier", which is explained below

*	Description
An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.	

width	Description
This specifies the maximum number of characters to be read in the current reading operation.	

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
l	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
ll	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
c	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
o	Octal Integer:	int *
s	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
```

```

        version. */
#define PRINTF DbgConsole_Printf
#define SCANF DbgConsole_Scanf
#define PUTCHAR DbgConsole_Putchar
#define GETCHAR DbgConsole_Getchar
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN /* Select printf, scanf, putchar, getchar of
        toolchain. */
#define PRINTF printf
#define SCANF scanf
#define PUTCHAR putchar
#define GETCHAR getchar
#endif /* SDK_DEBUGCONSOLE */

```

### 35.2.3 SDK\_DEBUGCONSOLE and SDK\_DEBUGCONSOLE\_UART

There are two macros `SDK_DEBUGCONSOLE` and `SDK_DEBUGCONSOLE_UART` added to configure `PRINTF` and low level output peripheral.

- The macro `SDK_DEBUGCONSOLE` is used for frontend. Whether debug console redirect to toolchain or SDK or disabled, it decides which is the frontend of the debug console, Tool chain or SDK. The function can be set by the macro `SDK_DEBUGCONSOLE`.
- The macro `SDK_DEBUGCONSOLE_UART` is used for backend. It is used to decide whether provide low level IO implementation to toolchain `printf` and `scanf`. For example, within MCU-Xpresso, if the macro `SDK_DEBUGCONSOLE_UART` is defined, `__sys_write` and `__sys_readc` will be used when `__REDLIB__` is defined; `_write` and `_read` will be used in other cases. The macro does not specifically refer to the peripheral "UART". It refers to the external peripheral similar to UART, like as USB CDC, UART, SWO, etc. So if the macro `SDK_DEBUGCONSOLE_UART` is not defined when tool-chain `printf` is calling, the semihosting will be used.

The following matrix shows the effects of `SDK_DEBUGCONSOLE` and `SDK_DEBUGCONSOLE_UART` on `PRINTF` and `printf`. The green mark is the default setting of the debug console.

<b>SDK_DEBUGCONSOLE</b>	<b>SDK_DEBUGCONSOLE_UART</b>	<b>PRINTF</b>	<b>printf</b>
DEBUGCONSOLE_- REDIRECT_TO_SDK	defined	Low level peripheral*	Low level peripheral
DEBUGCONSOLE_- REDIRECT_TO_SDK	undefined	Low level peripheral*	semihost
DEBUGCONSOLE_- REDIRECT_TO_TO- OLCHAIN	defined	Low level peripheral*	Low level peripheral
DEBUGCONSOLE_- REDIRECT_TO_TO- OLCHAIN	undefined	semihost	semihost
DEBUGCONSOLE_- DISABLE	defined	No output	Low level peripheral
DEBUGCONSOLE_- DISABLE	undefined	No output	semihost



SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
------------------	-----------------------	--------	--------

\* the **low level peripheral** could be USB CDC, UART, or SWO, and so on.

## 35.3 Typical use case

### Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

### Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalent 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\r\nTime: %u ticks %2.5f milliseconds\r\n\r\n", "1 day", 86400, 86.4);
```

### Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

### Print out failure messages using MCUXpresso SDK \_\_assert\_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
, line, func);
    for (;;)
    {}
}
```

**Note:**

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl\_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl-\_sbrk.c to your project.

**Modules**

- [debug console configuration](#)  
*The configuration is used for debug console only.*

**Macros**

- #define [DEBUGCONSOLE\\_REDIRECT\\_TO\\_TOOLCHAIN](#) 0U  
*Definition select redirect toolchain printf, scanf to uart or not.*
- #define [DEBUGCONSOLE\\_REDIRECT\\_TO\\_SDK](#) 1U  
*Select SDK version printf, scanf.*
- #define [DEBUGCONSOLE\\_DISABLE](#) 2U  
*Disable debugconsole function.*
- #define [SDK\\_DEBUGCONSOLE](#) [DEBUGCONSOLE\\_REDIRECT\\_TO\\_SDK](#)  
*Definition to select sdk or toolchain printf, scanf.*
- #define [PRINTF](#) [DbgConsole\\_Printf](#)  
*Definition to select redirect toolchain printf, scanf to uart or not.*

**Variables**

- [serial\\_handle\\_t](#) [g\\_serialHandle](#)  
*serial manager handle*

**Initialization**

- [status\\_t](#) [DbgConsole\\_Init](#) (uint8\_t instance, uint32\_t baudRate, [serial\\_port\\_type\\_t](#) device, uint32\_t clkSrcFreq)  
*Initializes the peripheral used for debug messages.*
- [status\\_t](#) [DbgConsole\\_Deinit](#) (void)  
*De-initializes the peripheral used for debug messages.*
- [status\\_t](#) [DbgConsole\\_EnterLowpower](#) (void)  
*Prepares to enter low power consumption.*
- [status\\_t](#) [DbgConsole\\_ExitLowpower](#) (void)  
*Restores from low power consumption.*
- int [DbgConsole\\_Printf](#) (const char \*fmt\_s,...)  
*Writes formatted output to the standard output stream.*
- int [DbgConsole\\_Vprintf](#) (const char \*fmt\_s, va\_list formatStringArg)  
*Writes formatted output to the standard output stream.*
- int [DbgConsole\\_Putchar](#) (int ch)  
*Writes a character to stdout.*
- int [DbgConsole\\_Scanf](#) (char \*fmt\_s,...)  
*Reads formatted data from the standard input stream.*
- int [DbgConsole\\_Getchar](#) (void)  
*Reads a character from standard input.*
- int [DbgConsole\\_BlockingPrintf](#) (const char \*fmt\_s,...)

- *Writes formatted output to the standard output stream with the blocking mode.*  
int [DbgConsole\\_BlockingVprintf](#) (const char \*fmt\_s, va\_list formatStringArg)  
*Writes formatted output to the standard output stream with the blocking mode.*
- [status\\_t DbgConsole\\_Flush](#) (void)  
*Debug console flush.*
- [status\\_t DbgConsole\\_TryGetchar](#) (char \*ch)  
*Debug console try to get char This function provides a API which will not block current task, if character is available return it, otherwise return fail.*

## 35.4 Macro Definition Documentation

### 35.4.1 #define DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN 0U

Select toolchain printf and scanf.

### 35.4.2 #define DEBUGCONSOLE\_REDIRECT\_TO\_SDK 1U

### 35.4.3 #define DEBUGCONSOLE\_DISABLE 2U

### 35.4.4 #define SDK\_DEBUGCONSOLE DEBUGCONSOLE\_REDIRECT\_TO\_SDK

The macro only support to be redefined in project setting.

### 35.4.5 #define PRINTF DbgConsole\_Printf

if SDK\_DEBUGCONSOLE defined to 0,it represents select toolchain printf, scanf. if SDK\_DEBUGCONSOLE defined to 1,it represents select SDK version printf, scanf. if SDK\_DEBUGCONSOLE defined to 2,it represents disable debugconsole function.

## 35.5 Function Documentation

### 35.5.1 status\_t DbgConsole\_Init ( uint8\_t instance, uint32\_t baudRate, serial\_port\_type\_t device, uint32\_t clkSrcFreq )

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

## Parameters

<i>instance</i>	The instance of the module.If the device is kSerialPort_Uart, the instance is UART peripheral instance. The UART hardware peripheral type is determined by UART adapter. For example, if the instance is 1, if the lpuart_adapter.c is added to the current project, the UART peripheral is LPUART1. If the uart_adapter.c is added to the current project, the UART peripheral is UART1.
<i>baudRate</i>	The desired baud rate in bits per second.
<i>device</i>	Low level device type for the debug console, can be one of the following. <ul style="list-style-type: none"> <li>• kSerialPort_Uart,</li> <li>• kSerialPort_UsbCdc</li> </ul>
<i>clkSrcFreq</i>	Frequency of peripheral source clock.

## Returns

Indicates whether initialization was successful or not.

## Return values

<i>kStatus_Success</i>	Execution successfully
------------------------	------------------------

### 35.5.2 status\_t DbgConsole\_Deinit ( void )

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

## Returns

Indicates whether de-initialization was successful or not.

### 35.5.3 status\_t DbgConsole\_EnterLowpower ( void )

This function is used to prepare to enter low power consumption.

## Returns

Indicates whether de-initialization was successful or not.

**35.5.4 status\_t DbgConsole\_ExitLowpower ( void )**

This function is used to restore from low power consumption.

Returns

Indicates whether de-initialization was successful or not.

**35.5.5 int DbgConsole\_Printf ( const char \* *fmt\_s*, ... )**

Call this function to write a formatted output to the standard output stream.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

**35.5.6 int DbgConsole\_Vprintf ( const char \* *fmt\_s*, va\_list *formatStringArg* )**

Call this function to write a formatted output to the standard output stream.

Parameters

<i>fmt_s</i>	Format control string.
<i>formatString-Arg</i>	Format arguments.

Returns

Returns the number of characters printed or a negative value if an error occurs.

**35.5.7 int DbgConsole\_Putchar ( int *ch* )**

Call this function to write a character to stdout.

## Parameters

<i>ch</i>	Character to be written.
-----------	--------------------------

## Returns

Returns the character written.

### 35.5.8 int DbgConsole\_Scanf ( char \* *fmt\_s*, ... )

Call this function to read formatted data from the standard input stream.

## Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

## Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

## Returns

Returns the number of fields successfully converted and assigned.

### 35.5.9 int DbgConsole\_Getchar ( void )

Call this function to read a character from standard input.

## Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

## Returns

Returns the character read.

### 35.5.10 int DbgConsole\_BlockingPrintf ( const char \* *fmt\_s*, ... )

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING set or not. The function could be used in system ISR mode with DEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING set.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

### 35.5.11 int DbgConsole\_BlockingVprintf ( const char \* *fmt\_s*, va\_list *formatStringArg* )

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING set or not. The function could be used in system ISR mode with DEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING set.

Parameters

<i>fmt_s</i>	Format control string.
<i>formatStringArg</i>	Format arguments.

Returns

Returns the number of characters printed or a negative value if an error occurs.

### 35.5.12 status\_t DbgConsole\_Flush ( void )

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

Returns

Indicates whether wait idle was successful or not.

### 35.5.13 status\_t DbgConsole\_TryGetchar ( char \* *ch* )



## Parameters

<i>ch</i>	the address of char to receive
-----------	--------------------------------

## Returns

Indicates get char was successful or not.

## 35.6 debug console configuration

The configuration is used for debug console only.

### 35.6.1 Overview

Please note, it is not used for debug console lite.

### Macros

- #define **DEBUG\_CONSOLE\_TRANSMIT\_BUFFER\_LEN** (512U)  
*If Non-blocking mode is needed, please define it at project setting, otherwise blocking mode is the default transfer mode.*
- #define **DEBUG\_CONSOLE\_RECEIVE\_BUFFER\_LEN** (1024U)  
*define the receive buffer length which is used to store the user input, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's utilization, should be set per platform's capability and software requirement.*
- #define **DEBUG\_CONSOLE\_TX\_RELIABLE\_ENABLE** (1U)  
*Whether enable the reliable TX function If the macro is zero, the reliable TX function of the debug console is disabled.*
- #define **DEBUG\_CONSOLE\_RX\_ENABLE** (1U)  
*Whether enable the RX function If the macro is zero, the receive function of the debug console is disabled.*
- #define **DEBUG\_CONSOLE\_PRINTF\_MAX\_LOG\_LEN** (128U)  
*define the MAX log length debug console support , that is when you call printf("log", x);, the log length can not bigger than this value.*
- #define **DEBUG\_CONSOLE\_SCANF\_MAX\_LOG\_LEN** (20U)  
*define the buffer support buffer scanf log length, that is when you call scanf("log", &x);, the log length can not bigger than this value.*
- #define **DEBUG\_CONSOLE\_SYNCHRONIZATION\_BM** 0  
*Debug console synchronization User should not change these macro for synchronization mode, but add the corresponding synchronization mechanism per different software environment.*
- #define **DEBUG\_CONSOLE\_SYNCHRONIZATION\_FREERTOS** 1  
*synchronization for freertos software*
- #define **DEBUG\_CONSOLE\_SYNCHRONIZATION\_MODE** **DEBUG\_CONSOLE\_SYNCHRONIZATION\_BM**  
*RTOS synchronization mechanism disable If not defined, default is enable, to avoid multitask log print mess.*
- #define **DEBUG\_CONSOLE\_ENABLE\_ECHO\_FUNCTION** 0  
*echo function support If you want to use the echo function, please define **DEBUG\_CONSOLE\_ENABLE\_ECHO** at your project setting.*
- #define **BOARD\_USE\_VIRTUALCOM** 0U  
*Definition to select virtual com(USB CDC) as the debug console.*

## 35.6.2 Macro Definition Documentation

### 35.6.2.1 #define DEBUG\_CONSOLE\_TRANSMIT\_BUFFER\_LEN (512U)

Warning: If you want to use non-blocking transfer, please make sure the corresponding IO interrupt is enable, otherwise there is no output. And non-blocking is combine with buffer, no matter bare-metal or rtos. Below shows how to configure in your project if you want to use non-blocking mode. For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols". For KEIL, click "Options for Target. . .", define it in "C/C++->Preprocessor Symbols->Define". For ARM-GCC, open CmakeLists.txt and add the following lines, "SET(CMAKE\_C\_FLAGS\_DEBUG "\${CMAKE\_C\_FLAGS\_DEBUG} -DDEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING)" for debug target. "SET(CMAKE\_C\_FLAGS\_RELEASE "\${CMAKE\_C\_FLAGS\_RELEASE} -DDEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING)" for release target. For MCUXpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Compiler->Preprocessor".

define the transmit buffer length which is used to store the multi task log, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's utilization, should be set per platform's capability and software requirement. If it is configured too small, log maybe missed, because the log will not be buffered if the buffer is full, and the print will return immediately with -1. And this value should be multiple of 4 to meet memory alignment.

### 35.6.2.2 #define DEBUG\_CONSOLE\_RECEIVE\_BUFFER\_LEN (1024U)

If it is configured too small, log maybe missed, because buffer will be overwritten if buffer is too small. And this value should be multiple of 4 to meet memory alignment.

### 35.6.2.3 #define DEBUG\_CONSOLE\_TX\_RELIABLE\_ENABLE (1U)

When the macro is zero, the string of PRINTF will be thrown away after the transmit buffer is full.

### 35.6.2.4 #define DEBUG\_CONSOLE\_PRINTF\_MAX\_LOG\_LEN (128U)

This macro decide the local log buffer length, the buffer locate at stack, the stack maybe overflow if the buffer is too big and current task stack size not big enough.

### 35.6.2.5 #define DEBUG\_CONSOLE\_SCANF\_MAX\_LOG\_LEN (20U)

As same as the DEBUG\_CONSOLE\_BUFFER\_PRINTF\_MAX\_LOG\_LEN.

### 35.6.2.6 **#define DEBUG\_CONSOLE\_SYNCHRONIZATION\_BM 0**

Such as, if another RTOS is used, add: `#define DEBUG_CONSOLE_SYNCHRONIZATION_XXXX 3` in this configuration file and implement the synchronization in `fsl.log.c`.

synchronization for baremetal software

### 35.6.2.7 **#define DEBUG\_CONSOLE\_SYNCHRONIZATION\_MODE DEBUG\_CONSOLE\_SYNCHRONIZATION\_BM**

If other RTOS is used, you can implement the RTOS's specific synchronization mechanism in `fsl.log.c`. If synchronization is disabled, log maybe messed on terminal.

### 35.6.2.8 **#define BOARD\_USE\_VIRTUALCOM 0U**

## Chapter 36

# Notification Framework

### 36.1 Overview

This section describes the programming interface of the Notifier driver.

### 36.2 Notifier Overview

The Notifier provides a configuration dynamic change service. Based on this service, applications can switch between pre-defined configurations. The Notifier enables drivers and applications to register callback functions to this framework. Each time that the configuration is changed, drivers and applications receive a notification and change their settings. To simplify, the Notifier only supports the static callback registration. This means that, for applications, all callback functions are collected into a static table and passed to the Notifier.

These are the steps for the configuration transition.

1. Before configuration transition, the Notifier sends a "BEFORE" message to the callback table. When this message is received, IP drivers should check whether any current processes can be stopped and stop them. If the processes cannot be stopped, the callback function returns an error.  
The Notifier supports two types of transition policies, a graceful policy and a forceful policy. When the graceful policy is used, if some callbacks return an error while sending a "BEFORE" message, the configuration transition stops and the Notifier sends a "RECOVER" message to all drivers that have stopped. Then, these drivers can recover the previous status and continue to work. When the forceful policy is used, drivers are stopped forcefully.
2. After the "BEFORE" message is processed successfully, the system switches to the new configuration.
3. After the configuration changes, the Notifier sends an "AFTER" message to the callback table to notify drivers that the configuration transition is finished.

This example shows how to use the Notifier in the Power Manager application.

```
#include "fsl_notifier.h"

// Definition of the Power Manager callback.
status_t callback0(notifier_notification_block_t *notify, void *data)
{
    status_t ret = kStatus_Success;

    ...
    ...
    ...

    return ret;
}

// Definition of the Power Manager user function.
status_t APP_PowerModeSwitch(notifier_user_config_t *targetConfig, void *
    userData)
```

```

{
    ...
    ...
    ...
}
...
...
...
...
...
// Main function.
int main(void)
{
    // Define a notifier handle.
    notifier_handle_t powerModeHandle;

    // Callback configuration.
    user_callback_data_t callbackData0;

    notifier_callback_config_t callbackCfg0 = {callback0,
        kNOTIFIER_CallbackBeforeAfter,
        (void *)&callbackData0};

    notifier_callback_config_t callbacks[] = {callbackCfg0};

    // Power mode configurations.
    power_user_config_t vlprConfig;
    power_user_config_t stopConfig;

    notifier_user_config_t *powerConfigs[] = {&vlprConfig, &stopConfig};

    // Definition of a transition to and out the power modes.
    vlprConfig.mode = kAPP_PowerModeVlpr;
    vlprConfig.enableLowPowerWakeUpOnInterrupt = false;

    stopConfig = vlprConfig;
    stopConfig.mode = kAPP_PowerModeStop;

    // Create Notifier handle.
    NOTIFIER_CreateHandle(&powerModeHandle, powerConfigs, 2U, callbacks, 1U,
        APP_PowerModeSwitch, NULL);
    ...
    ...
    // Power mode switch.
    NOTIFIER_switchConfig(&powerModeHandle, targetConfigIndex,
        kNOTIFIER_PolicyAgreement);
}

```

## Data Structures

- struct `notifier_notification_block_t`  
notification block passed to the registered callback function. [More...](#)
- struct `notifier_callback_config_t`  
Callback configuration structure. [More...](#)
- struct `notifier_handle_t`  
Notifier handle structure. [More...](#)

## Typedefs

- typedef void `notifier_user_config_t`  
Notifier user configuration type.
- typedef `status_t`(\* `notifier_user_function_t`)(`notifier_user_config_t` \*targetConfig, void \*userData)

- Notifier user function prototype Use this function to execute specific operations in configuration switch.*
- typedef `status_t`(\* `notifier_callback_t`)(`notifier_notification_block_t` \*notify, void \*data)
- Callback prototype.*

## Enumerations

- enum `_notifier_status` {  
`kStatus_NOTIFIER_ErrorNotificationBefore`,  
`kStatus_NOTIFIER_ErrorNotificationAfter` }  
*Notifier error codes.*
- enum `notifier_policy_t` {  
`kNOTIFIER_PolicyAgreement`,  
`kNOTIFIER_PolicyForcible` }  
*Notifier policies.*
- enum `notifier_notification_type_t` {  
`kNOTIFIER_NotifyRecover` = 0x00U,  
`kNOTIFIER_NotifyBefore` = 0x01U,  
`kNOTIFIER_NotifyAfter` = 0x02U }  
*Notification type.*
- enum `notifier_callback_type_t` {  
`kNOTIFIER_CallbackBefore` = 0x01U,  
`kNOTIFIER_CallbackAfter` = 0x02U,  
`kNOTIFIER_CallbackBeforeAfter` = 0x03U }  
*The callback type, which indicates kinds of notification the callback handles.*

## Functions

- `status_t` `NOTIFIER_CreateHandle` (`notifier_handle_t` \*notifierHandle, `notifier_user_config_t` \*\*configs, `uint8_t` configsNumber, `notifier_callback_config_t` \*callbacks, `uint8_t` callbacksNumber, `notifier_user_function_t` userFunction, void \*userData)  
*Creates a Notifier handle.*
- `status_t` `NOTIFIER_SwitchConfig` (`notifier_handle_t` \*notifierHandle, `uint8_t` configIndex, `notifier_policy_t` policy)  
*Switches the configuration according to a pre-defined structure.*
- `uint8_t` `NOTIFIER_GetErrorCallbackIndex` (`notifier_handle_t` \*notifierHandle)  
*This function returns the last failed notification callback.*

## 36.3 Data Structure Documentation

### 36.3.1 struct `notifier_notification_block_t`

#### Data Fields

- `notifier_user_config_t` \*targetConfig  
*Pointer to target configuration.*
- `notifier_policy_t` policy  
*Configure transition policy.*
- `notifier_notification_type_t` notifyType

*Configure notification type.*

#### Field Documentation

- (1) `notifier_user_config_t* notifier_notification_block_t::targetConfig`
- (2) `notifier_policy_t notifier_notification_block_t::policy`
- (3) `notifier_notification_type_t notifier_notification_block_t::notifyType`

### 36.3.2 struct `notifier_callback_config_t`

This structure holds the configuration of callbacks. Callbacks of this type are expected to be statically allocated. This structure contains the following application-defined data. `callback` - pointer to the callback function `callbackType` - specifies when the callback is called `callbackData` - pointer to the data passed to the callback.

#### Data Fields

- `notifier_callback_t callback`  
*Pointer to the callback function.*
- `notifier_callback_type_t callbackType`  
*Callback type.*
- `void * callbackData`  
*Pointer to the data passed to the callback.*

#### Field Documentation

- (1) `notifier_callback_t notifier_callback_config_t::callback`
- (2) `notifier_callback_type_t notifier_callback_config_t::callbackType`
- (3) `void* notifier_callback_config_t::callbackData`

### 36.3.3 struct `notifier_handle_t`

Notifier handle structure. Contains data necessary for the Notifier proper function. Stores references to registered configurations, callbacks, information about their numbers, user function, user data, and other internal data. `NOTIFIER_CreateHandle()` must be called to initialize this handle.

#### Data Fields

- `notifier_user_config_t ** configsTable`  
*Pointer to configure table.*
- `uint8_t configsNumber`  
*Number of configurations.*



- [notifier\\_callback\\_config\\_t](#) \* [callbacksTable](#)  
*Pointer to callback table.*
- [uint8\\_t](#) [callbacksNumber](#)  
*Maximum number of callback configurations.*
- [uint8\\_t](#) [errorCallbackIndex](#)  
*Index of callback returns error.*
- [uint8\\_t](#) [currentConfigIndex](#)  
*Index of current configuration.*
- [notifier\\_user\\_function\\_t](#) [userFunction](#)  
*User function.*
- [void](#) \* [userData](#)  
*User data passed to user function.*

## Field Documentation

- (1) [notifier\\_user\\_config\\_t](#)\*\* [notifier\\_handle\\_t::configsTable](#)
- (2) [uint8\\_t](#) [notifier\\_handle\\_t::configsNumber](#)
- (3) [notifier\\_callback\\_config\\_t](#)\* [notifier\\_handle\\_t::callbacksTable](#)
- (4) [uint8\\_t](#) [notifier\\_handle\\_t::callbacksNumber](#)
- (5) [uint8\\_t](#) [notifier\\_handle\\_t::errorCallbackIndex](#)
- (6) [uint8\\_t](#) [notifier\\_handle\\_t::currentConfigIndex](#)
- (7) [notifier\\_user\\_function\\_t](#) [notifier\\_handle\\_t::userFunction](#)
- (8) [void](#)\* [notifier\\_handle\\_t::userData](#)

## 36.4 Typedef Documentation

### 36.4.1 typedef void notifier\_user\_config\_t

Reference of the user defined configuration is stored in an array; the notifier switches between these configurations based on this array.

### 36.4.2 typedef status\_t(\* notifier\_user\_function\_t)(notifier\_user\_config\_t \*targetConfig, void \*userData)

Before and after this function execution, different notification is sent to registered callbacks. If this function returns any error code, [NOTIFIER\\_SwitchConfig\(\)](#) exits.

## Parameters

<i>targetConfig</i>	target Configuration.
<i>userData</i>	Refers to other specific data passed to user function.

## Returns

An error code or `kStatus_Success`.

### 36.4.3 `typedef status_t(* notifier_callback_t)(notifier_notification_block_t *notify, void *data)`

Declaration of a callback. It is common for registered callbacks. Reference to function of this type is part of the `notifier_callback_config_t` callback configuration structure. Depending on callback type, function of this prototype is called (see `NOTIFIER_SwitchConfig()`) before configuration switch, after it or in both use cases to notify about the switch progress (see `notifier_callback_type_t`). When called, the type of the notification is passed as a parameter along with the reference to the target configuration structure (see `notifier_notification_block_t`) and any data passed during the callback registration. When notified before the configuration switch, depending on the configuration switch policy (see `notifier_policy_t`), the callback may deny the execution of the user function by returning an error code different than `kStatus_Success` (see `NOTIFIER_SwitchConfig()`).

## Parameters

<i>notify</i>	Notification block.
<i>data</i>	Callback data. Refers to the data passed during callback registration. Intended to pass any driver or application data such as internal state information.

## Returns

An error code or `kStatus_Success`.

## 36.5 Enumeration Type Documentation

### 36.5.1 `enum _notifier_status`

Used as return value of Notifier functions.

## Enumerator

**`kStatus_NOTIFIER_ErrorNotificationBefore`** An error occurs during send "BEFORE" notification.

**`kStatus_NOTIFIER_ErrorNotificationAfter`** An error occurs during send "AFTER" notification.

### 36.5.2 enum notifier\_policy\_t

Defines whether the user function execution is forced or not. For `kNOTIFIER_PolicyForcible`, the user function is executed regardless of the callback results, while `kNOTIFIER_PolicyAgreement` policy is used to exit `NOTIFIER_SwitchConfig()` when any of the callbacks returns error code. See also `NOTIFIER_SwitchConfig()` description.

Enumerator

***kNOTIFIER\_PolicyAgreement*** `NOTIFIER_SwitchConfig()` method is exited when any of the callbacks returns error code.

***kNOTIFIER\_PolicyForcible*** The user function is executed regardless of the results.

### 36.5.3 enum notifier\_notification\_type\_t

Used to notify registered callbacks

Enumerator

***kNOTIFIER\_NotifyRecover*** Notify IP to recover to previous work state.

***kNOTIFIER\_NotifyBefore*** Notify IP that configuration setting is going to change.

***kNOTIFIER\_NotifyAfter*** Notify IP that configuration setting has been changed.

### 36.5.4 enum notifier\_callback\_type\_t

Used in the callback configuration structure (`notifier_callback_config_t`) to specify when the registered callback is called during configuration switch initiated by the `NOTIFIER_SwitchConfig()`. Callback can be invoked in following situations.

- Before the configuration switch (Callback return value can affect `NOTIFIER_SwitchConfig()` execution. See the `NOTIFIER_SwitchConfig()` and `notifier_policy_t` documentation).
- After an unsuccessful attempt to switch configuration
- After a successful configuration switch

Enumerator

***kNOTIFIER\_CallbackBefore*** Callback handles BEFORE notification.

***kNOTIFIER\_CallbackAfter*** Callback handles AFTER notification.

***kNOTIFIER\_CallbackBeforeAfter*** Callback handles BEFORE and AFTER notification.

## 36.6 Function Documentation

**36.6.1** `status_t NOTIFIER_CreateHandle ( notifier_handle_t * notifierHandle,  
notifier_user_config_t ** configs, uint8_t configsNumber, notifier_callback-  
_config_t * callbacks, uint8_t callbacksNumber, notifier_user_function_t  
userFunction, void * userData )`

## Parameters

<i>notifierHandle</i>	A pointer to the notifier handle.
<i>configs</i>	A pointer to an array with references to all configurations which is handled by the Notifier.
<i>configsNumber</i>	Number of configurations. Size of the configuration array.
<i>callbacks</i>	A pointer to an array of callback configurations. If there are no callbacks to register during Notifier initialization, use NULL value.
<i>callbacks-Number</i>	Number of registered callbacks. Size of the callbacks array.
<i>userFunction</i>	User function.
<i>userData</i>	User data passed to user function.

## Returns

An error Code or kStatus\_Success.

### 36.6.2 **status\_t NOTIFIER\_SwitchConfig ( notifier\_handle\_t \* *notifierHandle*, uint8\_t *configIndex*, notifier\_policy\_t *policy* )**

This function sets the system to the target configuration. Before transition, the Notifier sends notifications to all callbacks registered to the callback table. Callbacks are invoked in the following order: All registered callbacks are notified ordered by index in the callbacks array. The same order is used for before and after switch notifications. The notifications before the configuration switch can be used to obtain confirmation about the change from registered callbacks. If any registered callback denies the configuration change, further execution of this function depends on the notifier policy: the configuration change is either forced (kNOTIFIER\_PolicyForcible) or exited (kNOTIFIER\_PolicyAgreement). When configuration change is forced, the result of the before switch notifications are ignored. If an agreement is required, if any callback returns an error code, further notifications before switch notifications are cancelled and all already notified callbacks are re-invoked. The index of the callback which returned error code during pre-switch notifications is stored (any error codes during callbacks re-invocation are ignored) and NOTIFIER\_GetErrorCallback() can be used to get it. Regardless of the policies, if any callback returns an error code, an error code indicating in which phase the error occurred is returned when [NOTIFIER\\_SwitchConfig\(\)](#) exits.

## Parameters

<i>notifierHandle</i>	pointer to notifier handle
<i>configIndex</i>	Index of the target configuration.
<i>policy</i>	Transaction policy, kNOTIFIER_PolicyAgreement or kNOTIFIER_PolicyForcible.

Returns

An error code or kStatus\_Success.

### 36.6.3 uint8\_t NOTIFIER\_GetErrorCallbackIndex ( notifier\_handle\_t \* *notifierHandle* )

This function returns an index of the last callback that failed during the configuration switch while the last [NOTIFIER\\_SwitchConfig\(\)](#) was called. If the last [NOTIFIER\\_SwitchConfig\(\)](#) call ended successfully value equal to callbacks number is returned. The returned value represents an index in the array of static call-backs.

Parameters

<i>notifierHandle</i>	Pointer to the notifier handle
-----------------------	--------------------------------

Returns

Callback Index of the last failed callback or value equal to callbacks count.

# Chapter 37

## Shell

### 37.1 Overview

This section describes the programming interface of the Shell middleware.

Shell controls MCUs by commands via the specified communication peripheral based on the debug console driver.

### 37.2 Function groups

#### 37.2.1 Initialization

To initialize the Shell middleware, call the [SHELL\\_Init\(\)](#) function with these parameters. This function automatically enables the middleware.

```
shell_status_t SHELL_Init(shell_handle_t shellHandle,  
                           serial_handle_t serialHandle, char *prompt);
```

Then, after the initialization was successful, call a command to control MCUs.

This example shows how to call the [SHELL\\_Init\(\)](#) given the user configuration structure.

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");
```

#### 37.2.2 Advanced Feature

- Support to get a character from standard input devices.

```
static shell_status_t SHELL_GetChar(shell_context_handle_t *shellContextHandle, uint8_t *ch);
```

Commands	Description
help	List all the registered commands.
exit	Exit program.

#### 37.2.3 Shell Operation

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");  
SHELL_Task((s_shellHandle);
```

## Data Structures

- struct [shell\\_command\\_t](#)  
*User command data configuration structure. [More...](#)*

## Macros

- #define [SHELL\\_NON\\_BLOCKING\\_MODE SERIAL\\_MANAGER\\_NON\\_BLOCKING\\_MODE](#)  
*Whether use non-blocking mode.*
- #define [SHELL\\_AUTO\\_COMPLETE](#) (1U)  
*Macro to set on/off auto-complete feature.*
- #define [SHELL\\_BUFFER\\_SIZE](#) (64U)  
*Macro to set console buffer size.*
- #define [SHELL\\_MAX\\_ARGS](#) (8U)  
*Macro to set maximum arguments in command.*
- #define [SHELL\\_HISTORY\\_COUNT](#) (3U)  
*Macro to set maximum count of history commands.*
- #define [SHELL\\_IGNORE\\_PARAMETER\\_COUNT](#) (0xFF)  
*Macro to bypass arguments check.*
- #define [SHELL\\_HANDLE\\_SIZE](#)  
*The handle size of the shell module.*
- #define [SHELL\\_USE\\_COMMON\\_TASK](#) (0U)  
*Macro to determine whether use common task.*
- #define [SHELL\\_TASK\\_PRIORITY](#) (2U)  
*Macro to set shell task priority.*
- #define [SHELL\\_TASK\\_STACK\\_SIZE](#) (1000U)  
*Macro to set shell task stack size.*
- #define [SHELL\\_HANDLE\\_DEFINE](#)(name) uint32\_t name[(([SHELL\\_HANDLE\\_SIZE](#) + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]  
*Defines the shell handle.*
- #define [SHELL\\_COMMAND\\_DEFINE](#)(command, descriptor, callback, paramCount)  
*Defines the shell command structure.*
- #define [SHELL\\_COMMAND](#)(command) &g\_shellCommand##command  
*Gets the shell command pointer.*

## Typedefs

- typedef void \* [shell\\_handle\\_t](#)  
*The handle of the shell module.*
- typedef [shell\\_status\\_t](#)(\* [cmd\\_function\\_t](#))([shell\\_handle\\_t](#) shellHandle, int32\_t argc, char \*\*argv)  
*User command function prototype.*

## Enumerations

- enum [shell\\_status\\_t](#) {  
[kStatus\\_SHELL\\_Success](#) = kStatus\_Success,  
[kStatus\\_SHELL\\_Error](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 1),  
[kStatus\\_SHELL\\_OpenWriteHandleFailed](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 2),  
[kStatus\\_SHELL\\_OpenReadHandleFailed](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 3),  
[kStatus\\_SHELL\\_RetUsage](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 4) }  
*Shell status.*



## Shell functional operation

- `shell_status_t SHELL_Init (shell_handle_t shellHandle, serial_handle_t serialHandle, char *prompt)`  
*Initializes the shell module.*
- `shell_status_t SHELL_RegisterCommand (shell_handle_t shellHandle, shell_command_t *shellCommand)`  
*Registers the shell command.*
- `shell_status_t SHELL_UnregisterCommand (shell_command_t *shellCommand)`  
*Unregisters the shell command.*
- `shell_status_t SHELL_Write (shell_handle_t shellHandle, const char *buffer, uint32_t length)`  
*Sends data to the shell output stream.*
- `int SHELL_Printf (shell_handle_t shellHandle, const char *formatString,...)`  
*Writes formatted output to the shell output stream.*
- `shell_status_t SHELL_WriteSynchronization (shell_handle_t shellHandle, const char *buffer, uint32_t length)`  
*Sends data to the shell output stream with OS synchronization.*
- `int SHELL_PrintfSynchronization (shell_handle_t shellHandle, const char *formatString,...)`  
*Writes formatted output to the shell output stream with OS synchronization.*
- `void SHELL_ChangePrompt (shell_handle_t shellHandle, char *prompt)`  
*Change shell prompt.*
- `void SHELL_PrintPrompt (shell_handle_t shellHandle)`  
*Print shell prompt.*
- `void SHELL_Task (shell_handle_t shellHandle)`  
*The task function for Shell.*
- `static bool SHELL_checkRunningInIsr (void)`  
*Check if code is running in ISR.*

## 37.3 Data Structure Documentation

### 37.3.1 struct shell\_command\_t

#### Data Fields

- `const char * pcCommand`  
*The command that is executed.*
- `char * pcHelpString`  
*String that describes how to use the command.*
- `const cmd_function_t pFuncCallBack`  
*A pointer to the callback function that returns the output generated by the command.*
- `uint8_t cExpectedNumberOfParameters`  
*Commands expect a fixed number of parameters, which may be zero.*
- `list_element_t link`  
*link of the element*

#### Field Documentation

##### (1) `const char* shell_command_t::pcCommand`

For example "help". It must be all lower case.

**(2) char\* shell\_command\_t::pcHelpString**

It should start with the command itself, and end with "\r\n". For example "help: Returns a list of all the commands\r\n".

**(3) const cmd\_function\_t shell\_command\_t::pFuncCallBack****(4) uint8\_t shell\_command\_t::cExpectedNumberOfParameters****37.4 Macro Definition Documentation****37.4.1 #define SHELL\_NON\_BLOCKING\_MODE SERIAL\_MANAGER\_NON\_BLOCKING\_MODE****37.4.2 #define SHELL\_AUTO\_COMPLETE (1U)****37.4.3 #define SHELL\_BUFFER\_SIZE (64U)****37.4.4 #define SHELL\_MAX\_ARGS (8U)****37.4.5 #define SHELL\_HISTORY\_COUNT (3U)****37.4.6 #define SHELL\_HANDLE\_SIZE****Value:**

```
(160U + SHELL_HISTORY_COUNT * SHELL_BUFFER_SIZE +
  SHELL_BUFFER_SIZE + SERIAL_MANAGER_READ_HANDLE_SIZE + \
  SERIAL_MANAGER_WRITE_HANDLE_SIZE)
```

It is the sum of the SHELL\_HISTORY\_COUNT \* SHELL\_BUFFER\_SIZE + SHELL\_BUFFER\_SIZE + SERIAL\_MANAGER\_READ\_HANDLE\_SIZE + SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE

**37.4.7 #define SHELL\_USE\_COMMON\_TASK (0U)****37.4.8 #define SHELL\_TASK\_PRIORITY (2U)****37.4.9 #define SHELL\_TASK\_STACK\_SIZE (1000U)****37.4.10 #define SHELL\_HANDLE\_DEFINE( *name* ) uint32\_t  
name[((SHELL\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]**

This macro is used to define a 4 byte aligned shell handle. Then use "(shell\_handle\_t)name" to get the shell handle.

The macro should be global and could be optional. You could also define shell handle by yourself.

This is an example,

```
* SHELL_HANDLE_DEFINE(shellHandle);
*
```

## Parameters

<i>name</i>	The name string of the shell handle.
-------------	--------------------------------------

**37.4.11 #define SHELL\_COMMAND\_DEFINE( *command*, *descriptor*, *callback*,  
*paramCount* )****Value:**

```
\
shell_command_t g_shellCommand##command = {
    (#command), (descriptor), (callback), (paramCount), {0},
}
\
```

This macro is used to define the shell command structure [shell\\_command\\_t](#). And then uses the macro SHELL\_COMMAND to get the command structure pointer. The macro should not be used in any function.

This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

## Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
<i>descriptor</i>	The description of the command is used for showing the command usage when "help" is typing.
<i>callback</i>	The callback of the command is used to handle the command line when the input command is matched.
<i>paramCount</i>	The max parameter count of the current command.

### 37.4.12 #define SHELL\_COMMAND( *command* ) &g\_shellCommand##command

This macro is used to get the shell command pointer. The macro should not be used before the macro SHELL\_COMMAND\_DEFINE is used.

## Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
----------------	------------------------------------------------------------------------------------------------------------------------------

## 37.5 Typedef Documentation

### 37.5.1 typedef shell\_status\_t(\* cmd\_function\_t)(shell\_handle\_t shellHandle, int32\_t argc, char \*\*argv)

## 37.6 Enumeration Type Documentation

### 37.6.1 enum shell\_status\_t

## Enumerator

*kStatus\_SHELL\_Success* Success.  
*kStatus\_SHELL\_Error* Failed.  
*kStatus\_SHELL\_OpenWriteHandleFailed* Open write handle failed.  
*kStatus\_SHELL\_OpenReadHandleFailed* Open read handle failed.  
*kStatus\_SHELL\_RetUsage* RetUsage for print cmd usage.

## 37.7 Function Documentation

### 37.7.1 shell\_status\_t SHELL\_Init ( shell\_handle\_t *shellHandle*, serial\_handle\_t *serialHandle*, char \* *prompt* )

This function must be called before calling all other Shell functions. Call operation the Shell commands with user-defined settings. The example below shows how to set up the Shell and how to call the SHELL-

\_Init function by passing in these parameters. This is an example.

```
*  static SHELL_HANDLE_DEFINE(s_shellHandle);
*  SHELL_Init((shell_handle_t)s_shellHandle, (
*      serial_handle_t)s_serialHandle, "Test@SHELL>");
*
```

#### Parameters

<i>shellHandle</i>	Pointer to point to a memory space of size <a href="#">SHELL_HANDLE_SIZE</a> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SHELL_HANDLE_DEFINE(shellHandle)</a> ; or <code>uint32_t shellHandle[((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>serialHandle</i>	The serial manager module handle pointer.
<i>prompt</i>	The string prompt pointer of Shell. Only the global variable can be passed.

#### Return values

<i>kStatus_SHELL_Success</i>	The shell initialization succeed.
<i>kStatus_SHELL_Error</i>	An error occurred when the shell is initialized.
<i>kStatus_SHELL_Open-WriteHandleFailed</i>	Open the write handle failed.
<i>kStatus_SHELL_Open-ReadHandleFailed</i>	Open the read handle failed.

### 37.7.2 shell\_status\_t SHELL\_RegisterCommand ( shell\_handle\_t *shellHandle*, shell\_command\_t \* *shellCommand* )

This function is used to register the shell command by using the command configuration `shell_command_config_t`. This is a example,

```
*  SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
*  SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

#### Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>shellCommand</i>	The command element.

Return values

<i>kStatus_SHELL_Success</i>	Successfully register the command.
<i>kStatus_SHELL_Error</i>	An error occurred.

### 37.7.3 **shell\_status\_t** SHELL\_UnregisterCommand ( **shell\_command\_t** \* **shellCommand** )

This function is used to unregister the shell command.

Parameters

<i>shellCommand</i>	The command element.
---------------------	----------------------

Return values

<i>kStatus_SHELL_Success</i>	Successfully unregister the command.
------------------------------	--------------------------------------

### 37.7.4 **shell\_status\_t** SHELL\_Write ( **shell\_handle\_t** **shellHandle**, **const char** \* **buffer**, **uint32\_t** **length** )

This function is used to send data to the shell output stream.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SHELL_Success</i>	Successfully send data.
------------------------------	-------------------------

<i>kStatus_SHELL_Error</i>	An error occurred.
----------------------------	--------------------

### 37.7.5 int SHELL\_Printf ( shell\_handle\_t *shellHandle*, const char \* *formatString*, ... )

Call this function to write a formatted output to the shell output stream.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>formatString</i>	Format string.

Returns

Returns the number of characters printed or a negative value if an error occurs.

### 37.7.6 shell\_status\_t SHELL\_WriteSynchronization ( shell\_handle\_t *shellHandle*, const char \* *buffer*, uint32\_t *length* )

This function is used to send data to the shell output stream with OS synchronization, note the function could not be called in ISR.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SHELL_Success</i>	Successfully send data.
<i>kStatus_SHELL_Error</i>	An error occurred.

### 37.7.7 int SHELL\_PrintfSynchronization ( shell\_handle\_t *shellHandle*, const char \* *formatString*, ... )

Call this function to write a formatted output to the shell output stream with OS synchronization, note the function could not be called in ISR.

## Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>formatString</i>	Format string.

## Returns

Returns the number of characters printed or a negative value if an error occurs.

### 37.7.8 void SHELL\_ChangePrompt ( shell\_handle\_t *shellHandle*, char \* *prompt* )

Call this function to change shell prompt.

## Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>prompt</i>	The string which will be used for command prompt

## Returns

NULL.

### 37.7.9 void SHELL\_PrintPrompt ( shell\_handle\_t *shellHandle* )

Call this function to print shell prompt.

## Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

## Returns

NULL.

### 37.7.10 void SHELL\_Task ( shell\_handle\_t *shellHandle* )

The task function for Shell; The function should be polled by upper layer. This function does not return until Shell command exit was called.



## Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

**37.7.11 static bool SHELL\_checkRunningInIsr ( void ) [inline], [static]**

This function is used to check if code running in ISR.

## Return values

<i>TRUE</i>	if code running in ISR.
-------------	-------------------------

## Chapter 38

# CODEC Driver

### 38.1 Overview

The MCUXpresso SDK provides a codec abstraction driver interface to access codec register.

#### Modules

- [Ak4458](#)
- [Ak4497](#)
- [CODEC Common Driver](#)
- [CODEC I2C Driver](#)
- [Cs42448](#)
- [Cs42888](#)
- [Da7212](#)
- [Sgtl5000](#)
- [Tfa9896](#)
- [Tfa9xxx](#)
- [Wm8524](#)
- [Wm8904](#)
- [Wm8960](#)
- [Wm8962](#)

## 38.2 CODEC Common Driver

### 38.2.1 Overview

The codec common driver provides a codec control abstraction interface.

#### Modules

- [Ak4497\\_adapter](#)
- [CODEC Adapter](#)
- [Cs42448\\_adapter](#)
- [Cs42888\\_adapter](#)
- [Da7212\\_adapter](#)
- [Sgtl5000\\_adapter](#)
- [Tfa9896\\_adapter](#)
- [Tfa9xxx\\_adapter](#)
- [Wm8524\\_adapter](#)
- [Wm8904\\_adapter](#)
- [Wm8960\\_adapter](#)
- [Wm8962\\_adapter](#)

#### Data Structures

- struct [codec\\_config\\_t](#)  
*Initialize structure of the codec. [More...](#)*
- struct [codec\\_capability\\_t](#)  
*codec capability [More...](#)*
- struct [codec\\_handle\\_t](#)  
*Codec handle definition. [More...](#)*

#### Macros

- `#define` [CODEC\\_VOLUME\\_MAX\\_VALUE](#) (100U)  
*codec maximum volume range*

#### Enumerations

- enum {  
[kStatus\\_CODEC\\_NotSupport](#) = MAKE\_STATUS(kStatusGroup\_CODEC, 0U),  
[kStatus\\_CODEC\\_DeviceNotRegistered](#) = MAKE\_STATUS(kStatusGroup\_CODEC, 1U),  
[kStatus\\_CODEC\\_I2CBusInitialFailed](#),  
[kStatus\\_CODEC\\_I2CCommandTransferFailed](#) }  
*CODEC status.*

- enum `codec_audio_protocol_t` {  
`kCODEC_BusI2S` = 0U,  
`kCODEC_BusLeftJustified` = 1U,  
`kCODEC_BusRightJustified` = 2U,  
`kCODEC_BusPCMA` = 3U,  
`kCODEC_BusPCMB` = 4U,  
`kCODEC_BusTDM` = 5U }  
*AUDIO format definition.*
- enum {  
`kCODEC_AudioSampleRate8KHz` = 8000U,  
`kCODEC_AudioSampleRate11025Hz` = 11025U,  
`kCODEC_AudioSampleRate12KHz` = 12000U,  
`kCODEC_AudioSampleRate16KHz` = 16000U,  
`kCODEC_AudioSampleRate22050Hz` = 22050U,  
`kCODEC_AudioSampleRate24KHz` = 24000U,  
`kCODEC_AudioSampleRate32KHz` = 32000U,  
`kCODEC_AudioSampleRate44100Hz` = 44100U,  
`kCODEC_AudioSampleRate48KHz` = 48000U,  
`kCODEC_AudioSampleRate96KHz` = 96000U,  
`kCODEC_AudioSampleRate192KHz` = 192000U,  
`kCODEC_AudioSampleRate384KHz` = 384000U }  
*audio sample rate definition*
- enum {  
`kCODEC_AudioBitWidth16bit` = 16U,  
`kCODEC_AudioBitWidth20bit` = 20U,  
`kCODEC_AudioBitWidth24bit` = 24U,  
`kCODEC_AudioBitWidth32bit` = 32U }  
*audio bit width*
- enum `codec_module_t` {  
`kCODEC_ModuleADC` = 0U,  
`kCODEC_ModuleDAC` = 1U,  
`kCODEC_ModulePGA` = 2U,  
`kCODEC_ModuleHeadphone` = 3U,  
`kCODEC_ModuleSpeaker` = 4U,  
`kCODEC_ModuleLinein` = 5U,  
`kCODEC_ModuleLineout` = 6U,  
`kCODEC_ModuleVref` = 7U,  
`kCODEC_ModuleMicbias` = 8U,  
`kCODEC_ModuleMic` = 9U,  
`kCODEC_ModuleI2SIn` = 10U,  
`kCODEC_ModuleI2SOut` = 11U,  
`kCODEC_ModuleMixer` = 12U }  
*audio codec module*
- enum `codec_module_ctrl_cmd_t` { `kCODEC_ModuleSwitchI2SInInterface` = 0U }
- enum {

```
kCODEC_ModuleI2SInInterfacePCM = 0U,  
kCODEC_ModuleI2SInInterfaceDSD = 1U }
```

*audio codec module digital interface*

- enum {  
kCODEC\_RecordSourceDifferentialLine = 1U,  
kCODEC\_RecordSourceLineInput = 2U,  
kCODEC\_RecordSourceDifferentialMic = 4U,  
kCODEC\_RecordSourceDigitalMic = 8U,  
kCODEC\_RecordSourceSingleEndMic = 16U }  
*audio codec module record source value*
- enum {  
kCODEC\_RecordChannelLeft1 = 1U,  
kCODEC\_RecordChannelLeft2 = 2U,  
kCODEC\_RecordChannelLeft3 = 4U,  
kCODEC\_RecordChannelRight1 = 1U,  
kCODEC\_RecordChannelRight2 = 2U,  
kCODEC\_RecordChannelRight3 = 4U,  
kCODEC\_RecordChannelDifferentialPositive1 = 1U,  
kCODEC\_RecordChannelDifferentialPositive2 = 2U,  
kCODEC\_RecordChannelDifferentialPositive3 = 4U,  
kCODEC\_RecordChannelDifferentialNegative1 = 8U,  
kCODEC\_RecordChannelDifferentialNegative2 = 16U,  
kCODEC\_RecordChannelDifferentialNegative3 = 32U }  
*audio codec record channel*
- enum {  
kCODEC\_PlaySourcePGA = 1U,  
kCODEC\_PlaySourceInput = 2U,  
kCODEC\_PlaySourceDAC = 4U,  
kCODEC\_PlaySourceMixerIn = 1U,  
kCODEC\_PlaySourceMixerInLeft = 2U,  
kCODEC\_PlaySourceMixerInRight = 4U,  
kCODEC\_PlaySourceAux = 8U }  
*audio codec module play source value*
- enum {

```

kCODEC_PlayChannelHeadphoneLeft = 1U,
kCODEC_PlayChannelHeadphoneRight = 2U,
kCODEC_PlayChannelSpeakerLeft = 4U,
kCODEC_PlayChannelSpeakerRight = 8U,
kCODEC_PlayChannelLineOutLeft = 16U,
kCODEC_PlayChannelLineOutRight = 32U,
kCODEC_PlayChannelLeft0 = 1U,
kCODEC_PlayChannelRight0 = 2U,
kCODEC_PlayChannelLeft1 = 4U,
kCODEC_PlayChannelRight1 = 8U,
kCODEC_PlayChannelLeft2 = 16U,
kCODEC_PlayChannelRight2 = 32U,
kCODEC_PlayChannelLeft3 = 64U,
kCODEC_PlayChannelRight3 = 128U }

```

*codec play channel*

- enum {
 

```

kCODEC_VolumeHeadphoneLeft = 1U,
kCODEC_VolumeHeadphoneRight = 2U,
kCODEC_VolumeSpeakerLeft = 4U,
kCODEC_VolumeSpeakerRight = 8U,
kCODEC_VolumeLineOutLeft = 16U,
kCODEC_VolumeLineOutRight = 32U,
kCODEC_VolumeLeft0 = 1UL << 0U,
kCODEC_VolumeRight0 = 1UL << 1U,
kCODEC_VolumeLeft1 = 1UL << 2U,
kCODEC_VolumeRight1 = 1UL << 3U,
kCODEC_VolumeLeft2 = 1UL << 4U,
kCODEC_VolumeRight2 = 1UL << 5U,
kCODEC_VolumeLeft3 = 1UL << 6U,
kCODEC_VolumeRight3 = 1UL << 7U,
kCODEC_VolumeDAC = 1UL << 8U }

```

*codec volume setting*

- enum {

```

kCODEC_SupportModuleADC = 1U << 0U,
kCODEC_SupportModuleDAC = 1U << 1U,
kCODEC_SupportModulePGA = 1U << 2U,
kCODEC_SupportModuleHeadphone = 1U << 3U,
kCODEC_SupportModuleSpeaker = 1U << 4U,
kCODEC_SupportModuleLinein = 1U << 5U,
kCODEC_SupportModuleLineout = 1U << 6U,
kCODEC_SupportModuleVref = 1U << 7U,
kCODEC_SupportModuleMicbias = 1U << 8U,
kCODEC_SupportModuleMic = 1U << 9U,
kCODEC_SupportModuleI2SIn = 1U << 10U,
kCODEC_SupportModuleI2SOut = 1U << 11U,
kCODEC_SupportModuleMixer = 1U << 12U,
kCODEC_SupportModuleI2SInSwitchInterface = 1U << 13U,
kCODEC_SupportPlayChannelLeft0 = 1U << 0U,
kCODEC_SupportPlayChannelRight0 = 1U << 1U,
kCODEC_SupportPlayChannelLeft1 = 1U << 2U,
kCODEC_SupportPlayChannelRight1 = 1U << 3U,
kCODEC_SupportPlayChannelLeft2 = 1U << 4U,
kCODEC_SupportPlayChannelRight2 = 1U << 5U,
kCODEC_SupportPlayChannelLeft3 = 1U << 6U,
kCODEC_SupportPlayChannelRight3 = 1U << 7U,
kCODEC_SupportPlaySourcePGA = 1U << 8U,
kCODEC_SupportPlaySourceInput = 1U << 9U,
kCODEC_SupportPlaySourceDAC = 1U << 10U,
kCODEC_SupportPlaySourceMixerIn = 1U << 11U,
kCODEC_SupportPlaySourceMixerInLeft = 1U << 12U,
kCODEC_SupportPlaySourceMixerInRight = 1U << 13U,
kCODEC_SupportPlaySourceAux = 1U << 14U,
kCODEC_SupportRecordSourceDifferentialLine = 1U << 0U,
kCODEC_SupportRecordSourceLineInput = 1U << 1U,
kCODEC_SupportRecordSourceDifferentialMic = 1U << 2U,
kCODEC_SupportRecordSourceDigitalMic = 1U << 3U,
kCODEC_SupportRecordSourceSingleEndMic = 1U << 4U,
kCODEC_SupportRecordChannelLeft1 = 1U << 6U,
kCODEC_SupportRecordChannelLeft2 = 1U << 7U,
kCODEC_SupportRecordChannelLeft3 = 1U << 8U,
kCODEC_SupportRecordChannelRight1 = 1U << 9U,
kCODEC_SupportRecordChannelRight2 = 1U << 10U,
kCODEC_SupportRecordChannelRight3 = 1U << 11U }

```

*audio codec capability*

## Functions

- `status_t CODEC_Init` (codec\_handle\_t \*handle, codec\_config\_t \*config)  
*Codec initialization.*
- `status_t CODEC_Deinit` (codec\_handle\_t \*handle)  
*Codec de-initialization.*
- `status_t CODEC_SetFormat` (codec\_handle\_t \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- `status_t CODEC_ModuleControl` (codec\_handle\_t \*handle, codec\_module\_ctrl\_cmd\_t cmd, uint32\_t data)  
*codec module control.*
- `status_t CODEC_SetVolume` (codec\_handle\_t \*handle, uint32\_t channel, uint32\_t volume)  
*set audio codec pl volume.*
- `status_t CODEC_SetMute` (codec\_handle\_t \*handle, uint32\_t channel, bool mute)  
*set audio codec module mute.*
- `status_t CODEC_SetPower` (codec\_handle\_t \*handle, codec\_module\_t module, bool powerOn)  
*set audio codec power.*
- `status_t CODEC_SetRecord` (codec\_handle\_t \*handle, uint32\_t recordSource)  
*codec set record source.*
- `status_t CODEC_SetRecordChannel` (codec\_handle\_t \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- `status_t CODEC_SetPlay` (codec\_handle\_t \*handle, uint32\_t playSource)  
*codec set play source.*

## Driver version

- `#define FSL_CODEC_DRIVER_VERSION` (MAKE\_VERSION(2, 3, 1))  
*CLOCK driver version 2.3.1.*

## 38.2.2 Data Structure Documentation

### 38.2.2.1 struct codec\_config\_t

#### Data Fields

- uint32\_t `codecDevType`  
*codec type*
- void \* `codecDevConfig`  
*Codec device specific configuration.*



### 38.2.2.2 struct codec\_capability\_t

#### Data Fields

- uint32\_t [codecModuleCapability](#)  
*codec module capability*
- uint32\_t [codecPlayCapability](#)  
*codec play capability*
- uint32\_t [codecRecordCapability](#)  
*codec record capability*
- uint32\_t [codecVolumeCapability](#)  
*codec volume capability*

### 38.2.2.3 struct \_codec\_handle

codec handle declaration

- Application should allocate a buffer with CODEC\_HANDLE\_SIZE for handle definition, such as uint8\_t codecHandleBuffer[CODEC\_HANDLE\_SIZE]; codec\_handle\_t \*codecHandle = codecHandleBuffer;

#### Data Fields

- [codec\\_config\\_t](#) \* [codecConfig](#)  
*codec configuration function pointer*
- const [codec\\_capability\\_t](#) \* [codecCapability](#)  
*codec capability*
- uint8\_t [codecDevHandle](#) [HAL\_CODEC\_HANDLER\_SIZE]  
*codec device handle*

## 38.2.3 Macro Definition Documentation

### 38.2.3.1 #define FSL\_CODEC\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 1))

## 38.2.4 Enumeration Type Documentation

### 38.2.4.1 anonymous enum

Enumerator

***kStatus\_CODEC\_NotSupport*** CODEC not support status.

***kStatus\_CODEC\_DeviceNotRegistered*** CODEC device register failed status.

***kStatus\_CODEC\_I2CBusInitialFailed*** CODEC i2c bus initialization failed status.

***kStatus\_CODEC\_I2CCommandTransferFailed*** CODEC i2c bus command transfer failed status.

**38.2.4.2 enum codec\_audio\_protocol\_t**

Enumerator

*kCODEC\_BusI2S* I2S type.  
*kCODEC\_BusLeftJustified* Left justified mode.  
*kCODEC\_BusRightJustified* Right justified mode.  
*kCODEC\_BusPCMA* DSP/PCM A mode.  
*kCODEC\_BusPCMB* DSP/PCM B mode.  
*kCODEC\_BusTDM* TDM mode.

**38.2.4.3 anonymous enum**

Enumerator

*kCODEC\_AudioSampleRate8KHz* Sample rate 8000 Hz.  
*kCODEC\_AudioSampleRate11025Hz* Sample rate 11025 Hz.  
*kCODEC\_AudioSampleRate12KHz* Sample rate 12000 Hz.  
*kCODEC\_AudioSampleRate16KHz* Sample rate 16000 Hz.  
*kCODEC\_AudioSampleRate22050Hz* Sample rate 22050 Hz.  
*kCODEC\_AudioSampleRate24KHz* Sample rate 24000 Hz.  
*kCODEC\_AudioSampleRate32KHz* Sample rate 32000 Hz.  
*kCODEC\_AudioSampleRate44100Hz* Sample rate 44100 Hz.  
*kCODEC\_AudioSampleRate48KHz* Sample rate 48000 Hz.  
*kCODEC\_AudioSampleRate96KHz* Sample rate 96000 Hz.  
*kCODEC\_AudioSampleRate192KHz* Sample rate 192000 Hz.  
*kCODEC\_AudioSampleRate384KHz* Sample rate 384000 Hz.

**38.2.4.4 anonymous enum**

Enumerator

*kCODEC\_AudioBitWidth16bit* audio bit width 16  
*kCODEC\_AudioBitWidth20bit* audio bit width 20  
*kCODEC\_AudioBitWidth24bit* audio bit width 24  
*kCODEC\_AudioBitWidth32bit* audio bit width 32

**38.2.4.5 enum codec\_module\_t**

Enumerator

*kCODEC\_ModuleADC* codec module ADC  
*kCODEC\_ModuleDAC* codec module DAC  
*kCODEC\_ModulePGA* codec module PGA  
*kCODEC\_ModuleHeadphone* codec module headphone

***kCODEC\_ModuleSpeaker*** codec module speaker  
***kCODEC\_ModuleLinein*** codec module linein  
***kCODEC\_ModuleLineout*** codec module lineout  
***kCODEC\_ModuleVref*** codec module VREF  
***kCODEC\_ModuleMicbias*** codec module MIC BIAS  
***kCODEC\_ModuleMic*** codec module MIC  
***kCODEC\_ModuleI2SIn*** codec module I2S in  
***kCODEC\_ModuleI2SOut*** codec module I2S out  
***kCODEC\_ModuleMixer*** codec module mixer

#### 38.2.4.6 enum codec\_module\_ctrl\_cmd\_t

Enumerator

***kCODEC\_ModuleSwitchI2SInInterface*** module digital interface swtch.

#### 38.2.4.7 anonymous enum

Enumerator

***kCODEC\_ModuleI2SInInterfacePCM*** Pcm interface.  
***kCODEC\_ModuleI2SInInterfaceDSD*** DSD interface.

#### 38.2.4.8 anonymous enum

Enumerator

***kCODEC\_RecordSourceDifferentialLine*** record source from differential line  
***kCODEC\_RecordSourceLineInput*** record source from line input  
***kCODEC\_RecordSourceDifferentialMic*** record source from differential mic  
***kCODEC\_RecordSourceDigitalMic*** record source from digital microphone  
***kCODEC\_RecordSourceSingleEndMic*** record source from single microphone

#### 38.2.4.9 anonymous enum

Enumerator

***kCODEC\_RecordChannelLeft1*** left record channel 1  
***kCODEC\_RecordChannelLeft2*** left record channel 2  
***kCODEC\_RecordChannelLeft3*** left record channel 3  
***kCODEC\_RecordChannelRight1*** right record channel 1  
***kCODEC\_RecordChannelRight2*** right record channel 2  
***kCODEC\_RecordChannelRight3*** right record channel 3  
***kCODEC\_RecordChannelDifferentialPositive1*** differential positive record channel 1

<b><i>kCODEC_RecordChannelDifferentialPositive2</i></b>	differential positive record channel 2
<b><i>kCODEC_RecordChannelDifferentialPositive3</i></b>	differential positive record channel 3
<b><i>kCODEC_RecordChannelDifferentialNegative1</i></b>	differential negative record channel 1
<b><i>kCODEC_RecordChannelDifferentialNegative2</i></b>	differential negative record channel 2
<b><i>kCODEC_RecordChannelDifferentialNegative3</i></b>	differential negative record channel 3

#### 38.2.4.10 anonymous enum

Enumerator

<b><i>kCODEC_PlaySourcePGA</i></b>	play source PGA, bypass ADC
<b><i>kCODEC_PlaySourceInput</i></b>	play source Input3
<b><i>kCODEC_PlaySourceDAC</i></b>	play source DAC
<b><i>kCODEC_PlaySourceMixerIn</i></b>	play source mixer in
<b><i>kCODEC_PlaySourceMixerInLeft</i></b>	play source mixer in left
<b><i>kCODEC_PlaySourceMixerInRight</i></b>	play source mixer in right
<b><i>kCODEC_PlaySourceAux</i></b>	play source mixer in AUx

#### 38.2.4.11 anonymous enum

Enumerator

<b><i>kCODEC_PlayChannelHeadphoneLeft</i></b>	play channel headphone left
<b><i>kCODEC_PlayChannelHeadphoneRight</i></b>	play channel headphone right
<b><i>kCODEC_PlayChannelSpeakerLeft</i></b>	play channel speaker left
<b><i>kCODEC_PlayChannelSpeakerRight</i></b>	play channel speaker right
<b><i>kCODEC_PlayChannelLineOutLeft</i></b>	play channel lineout left
<b><i>kCODEC_PlayChannelLineOutRight</i></b>	play channel lineout right
<b><i>kCODEC_PlayChannelLeft0</i></b>	play channel left0
<b><i>kCODEC_PlayChannelRight0</i></b>	play channel right0
<b><i>kCODEC_PlayChannelLeft1</i></b>	play channel left1
<b><i>kCODEC_PlayChannelRight1</i></b>	play channel right1
<b><i>kCODEC_PlayChannelLeft2</i></b>	play channel left2
<b><i>kCODEC_PlayChannelRight2</i></b>	play channel right2
<b><i>kCODEC_PlayChannelLeft3</i></b>	play channel left3
<b><i>kCODEC_PlayChannelRight3</i></b>	play channel right3

#### 38.2.4.12 anonymous enum

Enumerator

<b><i>kCODEC_VolumeHeadphoneLeft</i></b>	headphone left volume
<b><i>kCODEC_VolumeHeadphoneRight</i></b>	headphone right volume
<b><i>kCODEC_VolumeSpeakerLeft</i></b>	speaker left volume
<b><i>kCODEC_VolumeSpeakerRight</i></b>	speaker right volume

*kCODEC\_VolumeLineOutLeft* lineout left volume  
*kCODEC\_VolumeLineOutRight* lineout right volume  
*kCODEC\_VolumeLeft0* left0 volume  
*kCODEC\_VolumeRight0* right0 volume  
*kCODEC\_VolumeLeft1* left1 volume  
*kCODEC\_VolumeRight1* right1 volume  
*kCODEC\_VolumeLeft2* left2 volume  
*kCODEC\_VolumeRight2* right2 volume  
*kCODEC\_VolumeLeft3* left3 volume  
*kCODEC\_VolumeRight3* right3 volume  
*kCODEC\_VolumeDAC* dac volume

### 38.2.4.13 anonymous enum

Enumerator

*kCODEC\_SupportModuleADC* codec capability of module ADC  
*kCODEC\_SupportModuleDAC* codec capability of module DAC  
*kCODEC\_SupportModulePGA* codec capability of module PGA  
*kCODEC\_SupportModuleHeadphone* codec capability of module headphone  
*kCODEC\_SupportModuleSpeaker* codec capability of module speaker  
*kCODEC\_SupportModuleLinein* codec capability of module linein  
*kCODEC\_SupportModuleLineout* codec capability of module lineout  
*kCODEC\_SupportModuleVref* codec capability of module vref  
*kCODEC\_SupportModuleMicbias* codec capability of module mic bias  
*kCODEC\_SupportModuleMic* codec capability of module mic bias  
*kCODEC\_SupportModuleI2SIn* codec capability of module I2S in  
*kCODEC\_SupportModuleI2SOut* codec capability of module I2S out  
*kCODEC\_SupportModuleMixer* codec capability of module mixer  
*kCODEC\_SupportModuleI2SInSwitchInterface* codec capability of module I2S in switch interface

*kCODEC\_SupportPlayChannelLeft0* codec capability of play channel left 0  
*kCODEC\_SupportPlayChannelRight0* codec capability of play channel right 0  
*kCODEC\_SupportPlayChannelLeft1* codec capability of play channel left 1  
*kCODEC\_SupportPlayChannelRight1* codec capability of play channel right 1  
*kCODEC\_SupportPlayChannelLeft2* codec capability of play channel left 2  
*kCODEC\_SupportPlayChannelRight2* codec capability of play channel right 2  
*kCODEC\_SupportPlayChannelLeft3* codec capability of play channel left 3  
*kCODEC\_SupportPlayChannelRight3* codec capability of play channel right 3  
*kCODEC\_SupportPlaySourcePGA* codec capability of set playback source PGA  
*kCODEC\_SupportPlaySourceInput* codec capability of set playback source INPUT  
*kCODEC\_SupportPlaySourceDAC* codec capability of set playback source DAC  
*kCODEC\_SupportPlaySourceMixerIn* codec capability of set play source Mixer in  
*kCODEC\_SupportPlaySourceMixerInLeft* codec capability of set play source Mixer in left  
*kCODEC\_SupportPlaySourceMixerInRight* codec capability of set play source Mixer in right

***kCODEC\_SupportPlaySourceAux*** codec capability of set play source aux

***kCODEC\_SupportRecordSourceDifferentialLine*** codec capability of record source differential line

***kCODEC\_SupportRecordSourceLineInput*** codec capability of record source line input

***kCODEC\_SupportRecordSourceDifferentialMic*** codec capability of record source differential mic

***kCODEC\_SupportRecordSourceDigitalMic*** codec capability of record digital mic

***kCODEC\_SupportRecordSourceSingleEndMic*** codec capability of single end mic

***kCODEC\_SupportRecordChannelLeft1*** left record channel 1

***kCODEC\_SupportRecordChannelLeft2*** left record channel 2

***kCODEC\_SupportRecordChannelLeft3*** left record channel 3

***kCODEC\_SupportRecordChannelRight1*** right record channel 1

***kCODEC\_SupportRecordChannelRight2*** right record channel 2

***kCODEC\_SupportRecordChannelRight3*** right record channel 3

## 38.2.5 Function Documentation

### 38.2.5.1 `status_t CODEC_Init ( codec_handle_t * handle, codec_config_t * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configurations.

Returns

kStatus\_Success is success, else de-initial failed.

### 38.2.5.2 `status_t CODEC_Deinit ( codec_handle_t * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 38.2.5.3 `status_t CODEC_SetFormat ( codec_handle_t * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

#### 38.2.5.4 status\_t CODEC\_ModuleControl ( codec\_handle\_t \* *handle*, codec\_module\_ctrl\_cmd\_t *cmd*, uint32\_t *data* )

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature.

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

## Returns

kStatus\_Success is success, else configure failed.

#### 38.2.5.5 status\_t CODEC\_SetVolume ( codec\_handle\_t \* *handle*, uint32\_t *channel*, uint32\_t *volume* )

## Parameters

<i>handle</i>	codec handle.
<i>channel</i>	audio codec volume channel, can be a value or combine value of <code>_codec_volume_capability</code> or <code>_codec_play_channel</code> .
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

`kStatus_Success` is success, else configure failed.

**38.2.5.6** `status_t CODEC_SetMute ( codec_handle_t * handle, uint32_t channel, bool mute )`

Parameters

<i>handle</i>	codec handle.
<i>channel</i>	audio codec volume channel, can be a value or combine value of <code>_codec_volume_capability</code> or <code>_codec_play_channel</code> .
<i>mute</i>	true is mute, false is unmute.

Returns

`kStatus_Success` is success, else configure failed.

**38.2.5.7** `status_t CODEC_SetPower ( codec_handle_t * handle, codec_module_t module, bool powerOn )`

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

`kStatus_Success` is success, else configure failed.

**38.2.5.8** `status_t CODEC_SetRecord ( codec_handle_t * handle, uint32_t recordSource )`



## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 38.2.5.9 `status_t CODEC_SetRecordChannel ( codec_handle_t * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel )`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value combine of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

### 38.2.5.10 `status_t CODEC_SetPlay ( codec_handle_t * handle, uint32_t playSource )`

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

## 38.3 CODEC I2C Driver

### 38.3.1 Overview

The codec common driver provides a codec control abstraction interface.

### Data Structures

- struct `codec_i2c_config_t`  
CODEC I2C configurations structure. [More...](#)

### Macros

- #define `CODEC_I2C_MASTER_HANDLER_SIZE` `HAL_I2C_MASTER_HANDLE_SIZE`  
codec i2c handler

### Enumerations

- enum `codec_reg_addr_t` {  
  `kCODEC_RegAddr8Bit` = 1U,  
  `kCODEC_RegAddr16Bit` = 2U }  
CODEC device register address type.
- enum `codec_reg_width_t` {  
  `kCODEC_RegWidth8Bit` = 1U,  
  `kCODEC_RegWidth16Bit` = 2U,  
  `kCODEC_RegWidth32Bit` = 4U }  
CODEC device register width.

### Functions

- `status_t CODEC_I2C_Init` (void \*handle, uint32\_t i2cInstance, uint32\_t i2cBaudrate, uint32\_t i2cSourceClockHz)  
CODEC i2c bus initialization.
- `status_t CODEC_I2C_Deinit` (void \*handle)  
CODEC i2c de-initialization.
- `status_t CODEC_I2C_Send` (void \*handle, uint8\_t deviceAddress, uint32\_t subAddress, uint8\_t subaddressSize, uint8\_t \*txBuff, uint8\_t txBuffSize)  
codec i2c send function.
- `status_t CODEC_I2C_Receive` (void \*handle, uint8\_t deviceAddress, uint32\_t subAddress, uint8\_t subaddressSize, uint8\_t \*rxBuff, uint8\_t rxBuffSize)  
codec i2c receive function.

### 38.3.2 Data Structure Documentation

#### 38.3.2.1 struct codec\_i2c\_config\_t

##### Data Fields

- uint32\_t [codecI2CInstance](#)  
*i2c bus instance*
- uint32\_t [codecI2CSourceClock](#)  
*i2c bus source clock frequency*

### 38.3.3 Enumeration Type Documentation

#### 38.3.3.1 enum codec\_reg\_addr\_t

##### Enumerator

- kCODEC\_RegAddr8Bit*** 8-bit register address.  
***kCODEC\_RegAddr16Bit*** 16-bit register address.

#### 38.3.3.2 enum codec\_reg\_width\_t

##### Enumerator

- kCODEC\_RegWidth8Bit*** 8-bit register width.  
***kCODEC\_RegWidth16Bit*** 16-bit register width.  
***kCODEC\_RegWidth32Bit*** 32-bit register width.

### 38.3.4 Function Documentation

#### 38.3.4.1 status\_t CODEC\_I2C\_Init ( void \* *handle*, uint32\_t *i2cInstance*, uint32\_t *i2cBaudrate*, uint32\_t *i2cSourceClockHz* )

##### Parameters

<i>handle</i>	i2c master handle.
<i>i2cInstance</i>	instance number of the i2c bus, such as 0 is corresponding to I2C0.

<i>i2cBaudrate</i>	i2c baudrate.
<i>i2cSource-ClockHz</i>	i2c source clock frequency.

Returns

kStatus\_HAL\_I2cSuccess is success, else initial failed.

### 38.3.4.2 status\_t CODEC\_I2C\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	i2c master handle.
---------------	--------------------

Returns

kStatus\_HAL\_I2cSuccess is success, else deinitial failed.

### 38.3.4.3 status\_t CODEC\_I2C\_Send ( void \* *handle*, uint8\_t *deviceAddress*, uint32\_t *subAddress*, uint8\_t *subaddressSize*, uint8\_t \* *txBuff*, uint8\_t *txBuffSize* )

Parameters

<i>handle</i>	i2c master handle.
<i>deviceAddress</i>	codec device address.
<i>subAddress</i>	register address.
<i>subaddressSize</i>	register address width.
<i>txBuff</i>	tx buffer pointer.
<i>txBuffSize</i>	tx buffer size.

Returns

kStatus\_HAL\_I2cSuccess is success, else send failed.

### 38.3.4.4 status\_t CODEC\_I2C\_Receive ( void \* *handle*, uint8\_t *deviceAddress*, uint32\_t *subAddress*, uint8\_t *subaddressSize*, uint8\_t \* *rxBuff*, uint8\_t *rxBuffSize* )

## Parameters

<i>handle</i>	i2c master handle.
<i>deviceAddress</i>	codec device address.
<i>subAddress</i>	register address.
<i>subaddressSize</i>	register address width.
<i>rxBuff</i>	rx buffer pointer.
<i>rxBuffSize</i>	rx buffer size.

## Returns

kStatus\_HAL\_I2cSuccess is success, else receive failed.

# Chapter 39

## Serial Manager

### 39.1 Overview

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

### Modules

- [Serial\\_port\\_rpmmsg](#)
- [Serial\\_port\\_swo](#)
- [Serial\\_port\\_uart](#)
- [Serial\\_port\\_usb](#)
- [Serial\\_port\\_virtual](#)

### Data Structures

- struct [serial\\_manager\\_config\\_t](#)  
*serial manager config structure [More...](#)*
- struct [serial\\_manager\\_callback\\_message\\_t](#)  
*Callback message structure. [More...](#)*

### Macros

- #define [SERIAL\\_MANAGER\\_NON\\_BLOCKING\\_MODE](#) (1U)  
*Enable or disable serial manager non-blocking mode (1 - enable, 0 - disable)*
- #define [SERIAL\\_MANAGER\\_RING\\_BUFFER\\_FLOWCONTROL](#) (0U)  
*Enable or ring buffer flow control (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_UART](#) (0U)  
*Enable or disable uart port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_UART\\_DMA](#) (0U)  
*Enable or disable uart dma port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_USBCDC](#) (0U)  
*Enable or disable USB CDC port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_SWO](#) (0U)  
*Enable or disable SWO port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_VIRTUAL](#) (0U)  
*Enable or disable USB CDC virtual port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_RPMMSG](#) (0U)  
*Enable or disable rPMSG port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_SPI\\_MASTER](#) (0U)  
*Enable or disable SPI Master port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_SPI\\_SLAVE](#) (0U)  
*Enable or disable SPI Slave port (1 - enable, 0 - disable)*

- #define `SERIAL_PORT_TYPE_BLE_WU` (0U)  
*Enable or disable BLE WU port (1 - enable, 0 - disable)*
- #define `SERIAL_MANAGER_TASK_HANDLE_TX` (0U)  
*Enable or disable SerialManager\_Task() handle TX to prevent recursive calling.*
- #define `SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE` (1U)  
*Set the default delay time in ms used by SerialManager\_WriteTimeDelay().*
- #define `SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE` (1U)  
*Set the default delay time in ms used by SerialManager\_ReadTimeDelay().*
- #define `SERIAL_MANAGER_TASK_HANDLE_RX_AVAILABLE_NOTIFY` (0U)  
*Enable or disable SerialManager\_Task() handle RX data available notify.*
- #define `SERIAL_MANAGER_WRITE_HANDLE_SIZE` (44U)  
*Set serial manager write handle size.*
- #define `SERIAL_MANAGER_USE_COMMON_TASK` (0U)  
*SERIAL\_PORT\_UART\_HANDLE\_SIZE/SERIAL\_PORT\_USB\_CDC\_HANDLE\_SIZE + serial manager dedicated size.*
- #define `SERIAL_MANAGER_HANDLE_SIZE` (SERIAL\_MANAGER\_HANDLE\_SIZE\_TEMP + 124U)  
*Definition of serial manager handle size.*
- #define `SERIAL_MANAGER_HANDLE_DEFINE(name)` uint32\_t name[(((SERIAL\_MANAGER\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t)))]  
*Defines the serial manager handle.*
- #define `SERIAL_MANAGER_WRITE_HANDLE_DEFINE(name)` uint32\_t name[(((SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t)))]  
*Defines the serial manager write handle.*
- #define `SERIAL_MANAGER_READ_HANDLE_DEFINE(name)` uint32\_t name[(((SERIAL\_MANAGER\_READ\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t)))]  
*Defines the serial manager read handle.*
- #define `SERIAL_MANAGER_TASK_PRIORITY` (2U)  
*Macro to set serial manager task priority.*
- #define `SERIAL_MANAGER_TASK_STACK_SIZE` (1000U)  
*Macro to set serial manager task stack size.*

## Typedefs

- typedef void \* `serial_handle_t`  
*The handle of the serial manager module.*
- typedef void \* `serial_write_handle_t`  
*The write handle of the serial manager module.*
- typedef void \* `serial_read_handle_t`  
*The read handle of the serial manager module.*
- typedef void(\* `serial_manager_callback_t` )(void \*callbackParam, `serial_manager_callback_message_t` \*message, `serial_manager_status_t` status)  
*serial manager callback function*
- typedef int32\_t(\* `serial_manager_lowpower_critical_callback_t` )(int32\_t power\_mode)  
*serial manager Lowpower Critical callback function*

## Enumerations

- enum `serial_port_type_t` {  
`kSerialPort_None` = 0U,  
`kSerialPort_Uart` = 1U,  
`kSerialPort_UsbCdc`,  
`kSerialPort_Swo`,  
`kSerialPort_Virtual`,  
`kSerialPort_Rpmsg`,  
`kSerialPort_UartDma`,  
`kSerialPort_SpiMaster`,  
`kSerialPort_SpiSlave`,  
`kSerialPort_BleWu` }  
*serial port type*
- enum `serial_manager_type_t` {  
`kSerialManager_NonBlocking` = 0x0U,  
`kSerialManager_Blocking` = 0x8F41U }  
*serial manager type*
- enum `serial_manager_status_t` {  
`kStatus_SerialManager_Success` = `kStatus_Success`,  
`kStatus_SerialManager_Error` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 1)`,  
`kStatus_SerialManager_Busy` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2)`,  
`kStatus_SerialManager_Notify` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 3)`,  
`kStatus_SerialManager_Canceled`,  
`kStatus_SerialManager_HandleConflict` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 5)`,  
`kStatus_SerialManager_RingBufferOverflow`,  
`kStatus_SerialManager_NotConnected` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 7)` }  
*serial manager error code*

## Functions

- `serial_manager_status_t SerialManager_Init` (`serial_handle_t` serialHandle, const `serial_manager_config_t` \*config)  
*Initializes a serial manager module with the serial manager handle and the user configuration structure.*
- `serial_manager_status_t SerialManager_Deinit` (`serial_handle_t` serialHandle)  
*De-initializes the serial manager module instance.*
- `serial_manager_status_t SerialManager_OpenWriteHandle` (`serial_handle_t` serialHandle, `serial_write_handle_t` writeHandle)  
*Opens a writing handle for the serial manager module.*
- `serial_manager_status_t SerialManager_CloseWriteHandle` (`serial_write_handle_t` writeHandle)  
*Closes a writing handle for the serial manager module.*
- `serial_manager_status_t SerialManager_OpenReadHandle` (`serial_handle_t` serialHandle, `serial_read_handle_t` readHandle)  
*Opens a reading handle for the serial manager module.*
- `serial_manager_status_t SerialManager_CloseReadHandle` (`serial_read_handle_t` readHandle)  
*Closes a reading for the serial manager module.*



- `serial_manager_status_t SerialManager_WriteBlocking` (`serial_write_handle_t` writeHandle, `uint8_t` \*buffer, `uint32_t` length)  
*Transmits data with the blocking mode.*
- `serial_manager_status_t SerialManager_ReadBlocking` (`serial_read_handle_t` readHandle, `uint8_t` \*buffer, `uint32_t` length)  
*Reads data with the blocking mode.*
- `serial_manager_status_t SerialManager_WriteNonBlocking` (`serial_write_handle_t` writeHandle, `uint8_t` \*buffer, `uint32_t` length)  
*Transmits data with the non-blocking mode.*
- `serial_manager_status_t SerialManager_ReadNonBlocking` (`serial_read_handle_t` readHandle, `uint8_t` \*buffer, `uint32_t` length)  
*Reads data with the non-blocking mode.*
- `serial_manager_status_t SerialManager_TryRead` (`serial_read_handle_t` readHandle, `uint8_t` \*buffer, `uint32_t` length, `uint32_t` \*receivedLength)  
*Tries to read data.*
- `serial_manager_status_t SerialManager_CancelWriting` (`serial_write_handle_t` writeHandle)  
*Cancels unfinished send transmission.*
- `serial_manager_status_t SerialManager_CancelReading` (`serial_read_handle_t` readHandle)  
*Cancels unfinished receive transmission.*
- `serial_manager_status_t SerialManager_InstallTxCallback` (`serial_write_handle_t` writeHandle, `serial_manager_callback_t` callback, void \*callbackParam)  
*Installs a TX callback and callback parameter.*
- `serial_manager_status_t SerialManager_InstallRxCallback` (`serial_read_handle_t` readHandle, `serial_manager_callback_t` callback, void \*callbackParam)  
*Installs a RX callback and callback parameter.*
- static bool `SerialManager_needPollingIsr` (void)  
*Check if need polling ISR.*
- `serial_manager_status_t SerialManager_EnterLowpower` (`serial_handle_t` serialHandle)  
*Prepares to enter low power consumption.*
- `serial_manager_status_t SerialManager_ExitLowpower` (`serial_handle_t` serialHandle)  
*Restores from low power consumption.*
- void `SerialManager_SetLowpowerCriticalCb` (const `serial_manager_lowpower_critical_CBs_t` \*pfCallback)  
*This function performs initialization of the callbacks structure used to disable lowpower when serial manager is active.*

## 39.2 Data Structure Documentation

### 39.2.1 struct serial\_manager\_config\_t

#### Data Fields

- `uint8_t` \*ringBuffer  
*Ring buffer address, it is used to buffer data received by the hardware.*
- `uint32_t` ringBufferSize  
*The size of the ring buffer.*
- `serial_port_type_t` type  
*Serial port type.*
- `serial_manager_type_t` blockType

- *Serial manager port type.*  
void \* `portConfig`  
*Serial port configuration.*

### Field Documentation

#### (1) uint8\_t\* serial\_manager\_config\_t::ringBuffer

Besides, the memory space cannot be free during the lifetime of the serial manager module.

### 39.2.2 struct serial\_manager\_callback\_message\_t

#### Data Fields

- uint8\_t \* `buffer`  
*Transferred buffer.*
- uint32\_t `length`  
*Transferred data length.*

### 39.3 Macro Definition Documentation

#### 39.3.1 #define SERIAL\_MANAGER\_WRITE\_TIME\_DELAY\_DEFAULT\_VALUE (1U)

#### 39.3.2 #define SERIAL\_MANAGER\_READ\_TIME\_DELAY\_DEFAULT\_VALUE (1U)

#### 39.3.3 #define SERIAL\_MANAGER\_USE\_COMMON\_TASK (0U)

Macro to determine whether use common task.

#### 39.3.4 #define SERIAL\_MANAGER\_HANDLE\_SIZE (SERIAL\_MANAGER\_HANDLE\_SIZE\_TEMP + 124U)

#### 39.3.5 #define SERIAL\_MANAGER\_HANDLE\_DEFINE( *name* ) uint32\_t name[(((SERIAL\_MANAGER\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]

This macro is used to define a 4 byte aligned serial manager handle. Then use "(serial\_handle\_t)name" to get the serial manager handle.

The macro should be global and could be optional. You could also define serial manager handle by yourself.

This is an example,

```
* SERIAL_MANAGER_HANDLE_DEFINE(serialManagerHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager handle.
-------------	-----------------------------------------------

### 39.3.6 #define SERIAL\_MANAGER\_WRITE\_HANDLE\_DEFINE( *name* ) uint32\_t name[(((SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]

This macro is used to define a 4 byte aligned serial manager write handle. Then use "(serial\_write\_handle-  
\_t)name" to get the serial manager write handle.

The macro should be global and could be optional. You could also define serial manager write handle by yourself.

This is an example,

```
* SERIAL_MANAGER_WRITE_HANDLE_DEFINE(serialManagerwriteHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager write handle.
-------------	-----------------------------------------------------

### 39.3.7 #define SERIAL\_MANAGER\_READ\_HANDLE\_DEFINE( *name* ) uint32\_t name[(((SERIAL\_MANAGER\_READ\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]

This macro is used to define a 4 byte aligned serial manager read handle. Then use "(serial\_read\_handle-  
\_t)name" to get the serial manager read handle.

The macro should be global and could be optional. You could also define serial manager read handle by yourself.

This is an example,

```
* SERIAL_MANAGER_READ_HANDLE_DEFINE(serialManagerReadHandle);
*
```

## Parameters

<i>name</i>	The name string of the serial manager read handle.
-------------	----------------------------------------------------

**39.3.8 #define SERIAL\_MANAGER\_TASK\_PRIORITY (2U)****39.3.9 #define SERIAL\_MANAGER\_TASK\_STACK\_SIZE (1000U)****39.4 Enumeration Type Documentation****39.4.1 enum serial\_port\_type\_t**

## Enumerator

*kSerialPort\_None* Serial port is none.  
*kSerialPort\_Uart* Serial port UART.  
*kSerialPort\_UsbCdc* Serial port USB CDC.  
*kSerialPort\_Swo* Serial port SWO.  
*kSerialPort\_Virtual* Serial port Virtual.  
*kSerialPort\_Rpmsg* Serial port RPMSG.  
*kSerialPort\_UartDma* Serial port UART DMA.  
*kSerialPort\_SpiMaster* Serial port SPIMASTER.  
*kSerialPort\_SpiSlave* Serial port SPISLAVE.  
*kSerialPort\_BleWu* Serial port BLE WU.

**39.4.2 enum serial\_manager\_type\_t**

## Enumerator

*kSerialManager\_NonBlocking* None blocking handle.  
*kSerialManager\_Blocking* Blocking handle.

**39.4.3 enum serial\_manager\_status\_t**

## Enumerator

*kStatus\_SerialManager\_Success* Success.  
*kStatus\_SerialManager\_Error* Failed.  
*kStatus\_SerialManager\_Busy* Busy.  
*kStatus\_SerialManager\_Notify* Ring buffer is not empty.  
*kStatus\_SerialManager\_Canceled* the non-blocking request is canceled

***kStatus\_SerialManager\_HandleConflict*** The handle is opened.

***kStatus\_SerialManager\_RingBufferOverflow*** The ring buffer is overflowed.

***kStatus\_SerialManager\_NotConnected*** The host is not connected.

## 39.5 Function Documentation

### 39.5.1 `serial_manager_status_t SerialManager_Init ( serial_handle_t serialHandle, const serial_manager_config_t * config )`

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size [SERIAL\\_MANAGER\\_HANDLE\\_SIZE](#) allocated by the caller. The Serial Manager module supports three types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc), USB CDC and swo. Please refer to [serial\\_port\\_type\\_t](#) for serial port setting. These three types can be set by using [serial\\_manager\\_config\\_t](#).

Example below shows how to use this API to configure the Serial Manager. For UART,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_uart_config_t uartConfig;
* config.type = kSerialPort_Uart;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* uartConfig.instance = 0;
* uartConfig.clockRate = 24000000;
* uartConfig.baudRate = 115200;
* uartConfig.parityMode = kSerialManager_UartParityDisabled;
* uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
* uartConfig.enableRx = 1;
* uartConfig.enableTx = 1;
* uartConfig.enableRxRTS = 0;
* uartConfig.enableTxCTS = 0;
* config.portConfig = &uartConfig;
* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*
```

For USB CDC,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_usb_cdc_config_t usbCdcConfig;
* config.type = kSerialPort_UsbCdc;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* usbCdcConfig.controllerIndex =
*     kSerialManager_UsbControllerKhci0;
* config.portConfig = &usbCdcConfig;
* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*
```

## Parameters

<i>serialHandle</i>	Pointer to point to a memory space of size <a href="#">SERIAL_MANAGER_HANDLE_SIZE</a> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SERIAL_MANAGER_HANDLE_DEFINE(serialHandle)</a> ; or <code>uint32_t serialHandle[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>config</i>	Pointer to user-defined configuration structure.

## Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_Success</i>	The Serial Manager module initialization succeed.

### 39.5.2 serial\_manager\_status\_t SerialManager\_Deinit ( serial\_handle\_t serialHandle )

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return `kStatus_SerialManager_Busy`.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	-------------------------------------------

## Return values

<i>kStatus_SerialManager_Success</i>	The serial manager de-initialization succeed.
<i>kStatus_SerialManager_Busy</i>	Opened reading or writing handle is not closed.

### 39.5.3 serial\_manager\_status\_t SerialManager\_OpenWriteHandle ( serial\_handle\_t serialHandle, serial\_write\_handle\_t writeHandle )

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling [SerialManager\\_OpenWriteHandle](#). Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>writeHandle</i>	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SERIAL_MANAGER_WRITE_HANDLE_DEFINE(writeHandle)</a> ; or <code>uint32_t writeHandle[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>

## Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_HandleConflict</i>	The writing handle was opened.
<i>kStatus_SerialManager_Success</i>	The writing handle is opened.

Example below shows how to use this API to write data. For task 1,

```
*  static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle1);
*  static uint8_t s_nonBlockingWelcome1[] = "This is non-blocking writing log for task1!\r\n";
*  SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*      , (serial_write_handle_t)s_serialWriteHandle1);
*  SerialManager_InstallTxCallback((
*      serial_write_handle_t)s_serialWriteHandle1,
*      Task1_SerialManagerTxCallback,
*      s_serialWriteHandle1);
*  SerialManager_WriteNonBlocking((
*      serial_write_handle_t)s_serialWriteHandle1,
*      s_nonBlockingWelcome1,
*      sizeof(s_nonBlockingWelcome1) - 1U);
*
```

For task 2,

```
*  static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle2);
*  static uint8_t s_nonBlockingWelcome2[] = "This is non-blocking writing log for task2!\r\n";
*  SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*      , (serial_write_handle_t)s_serialWriteHandle2);
*  SerialManager_InstallTxCallback((
*      serial_write_handle_t)s_serialWriteHandle2,
*      Task2_SerialManagerTxCallback,
*      s_serialWriteHandle2);
*  SerialManager_WriteNonBlocking((
*      serial_write_handle_t)s_serialWriteHandle2,
*      s_nonBlockingWelcome2,
*      sizeof(s_nonBlockingWelcome2) - 1U);
*
```

#### 39.5.4 serial\_manager\_status\_t SerialManager\_CloseWriteHandle ( serial\_write\_handle\_t *writeHandle* )

This function Closes a writing handle for the serial manager module.



## Parameters

<i>writeHandle</i>	The serial manager module writing handle pointer.
--------------------	---------------------------------------------------

## Return values

<i>kStatus_SerialManager_Success</i>	The writing handle is closed.
--------------------------------------	-------------------------------

### 39.5.5 serial\_manager\_status\_t SerialManager\_OpenReadHandle ( serial\_handle\_t serialHandle, serial\_read\_handle\_t readHandle )

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code `kStatus_SerialManager_Busy` would be returned when the previous reading handle is not closed. And there can only be one buffer for receiving for the reading handle at the same time.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>readHandle</i>	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <a href="#">SERIAL_MANAGER_READ_HANDLE_DEFINE(readHandle)</a> ; or <code>uint32_t readHandle[(((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]</code> ;

## Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_Success</i>	The reading handle is opened.
<i>kStatus_SerialManager_Busy</i>	Previous reading handle is not closed.

Example below shows how to use this API to read data.

```
* static SERIAL_MANAGER_READ_HANDLE_DEFINE(s_serialReadHandle);
* SerialManager_OpenReadHandle((serial_handle_t)serialHandle,
*   (serial_read_handle_t)s_serialReadHandle);
* static uint8_t s_nonBlockingBuffer[64];
* SerialManager_InstallRxCallback((
*   serial_read_handle_t)s_serialReadHandle,
*   APP_SerialManagerRxCallback,
*   s_serialReadHandle);
```

```

*  SerialManager_ReadNonBlocking((
*      serial_read_handle_t)s_serialReadHandle,
*      s_nonBlockingBuffer,
*      sizeof(s_nonBlockingBuffer));
*

```

### 39.5.6 serial\_manager\_status\_t SerialManager\_CloseReadHandle ( serial\_read\_handle\_t *readHandle* )

This function Closes a reading for the serial manager module.

Parameters

<i>readHandle</i>	The serial manager module reading handle pointer.
-------------------	---------------------------------------------------

Return values

<i>kStatus_SerialManager_Success</i>	The reading handle is closed.
--------------------------------------	-------------------------------

### 39.5.7 serial\_manager\_status\_t SerialManager\_WriteBlocking ( serial\_write\_handle\_t *writeHandle*, uint8\_t \* *buffer*, uint32\_t *length* )

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function [SerialManager\\_WriteBlocking](#) and the function `SerialManager_WriteNonBlocking` cannot be used at the same time. And, the function `SerialManager_CancelWriting` cannot be used to abort the transmission of this function.

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
--------------------	-------------------------------------------

<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SerialManager_Success</i>	Successfully sent all data.
<i>kStatus_SerialManager_Busy</i>	Previous transmission still not finished; data not all sent yet.
<i>kStatus_SerialManager_Error</i>	An error occurred.

### 39.5.8 serial\_manager\_status\_t SerialManager\_ReadBlocking ( serial\_read\_handle\_t readHandle, uint8\_t \* buffer, uint32\_t length )

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function [SerialManager\\_ReadBlocking](#) and the function `SerialManager_ReadNonBlocking` cannot be used at the same time. And, the function `SerialManager_CancelReading` cannot be used to abort the transmission of this function.

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.

Return values

<i>kStatus_SerialManager_Success</i>	Successfully received all data.
--------------------------------------	---------------------------------

<i>kStatus_SerialManager_Busy</i>	Previous transmission still not finished; data not all received yet.
<i>kStatus_SerialManager_Error</i>	An error occurred.

### 39.5.9 serial\_manager\_status\_t SerialManager\_WriteNonBlocking ( serial\_write\_handle\_t writeHandle, uint8\_t \* buffer, uint32\_t length )

This is a non-blocking function, which returns directly without waiting for all data to be sent. When all data is sent, the module notifies the upper layer through a TX callback function and passes the status parameter [kStatus\\_SerialManager\\_Success](#). This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

#### Note

The function [SerialManager\\_WriteBlocking](#) and the function [SerialManager\\_WriteNonBlocking](#) cannot be used at the same time. And, the TX callback is mandatory before the function could be used.

#### Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

#### Return values

<i>kStatus_SerialManager_Success</i>	Successfully sent all data.
<i>kStatus_SerialManager_Busy</i>	Previous transmission still not finished; data not all sent yet.
<i>kStatus_SerialManager_Error</i>	An error occurred.

### 39.5.10 serial\_manager\_status\_t SerialManager\_ReadNonBlocking ( serial\_read\_handle\_t readHandle, uint8\_t \* buffer, uint32\_t length )

This is a non-blocking function, which returns directly without waiting for all data to be received. When all data is received, the module driver notifies the upper layer through a RX callback function and passes the

status parameter [kStatus\\_SerialManager\\_Success](#). This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

#### Note

The function [SerialManager\\_ReadBlocking](#) and the function [SerialManager\\_ReadNonBlocking](#) cannot be used at the same time. And, the RX callback is mandatory before the function could be used.

#### Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.

#### Return values

<i>kStatus_SerialManager_Success</i>	Successfully received all data.
<i>kStatus_SerialManager_Busy</i>	Previous transmission still not finished; data not all received yet.
<i>kStatus_SerialManager_Error</i>	An error occurred.

### 39.5.11 **serial\_manager\_status\_t SerialManager\_TryRead ( serial\_read\_handle\_t readHandle, uint8\_t \* buffer, uint32\_t length, uint32\_t \* receivedLength )**

The function tries to read data from internal ring buffer. If the ring buffer is not empty, the data will be copied from ring buffer to up layer buffer. The copied length is the minimum of the ring buffer and up layer length. After the data is copied, the actual data length is passed by the parameter length. And There can only one buffer for receiving for the reading handle at the same time.

#### Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.
<i>receivedLength</i>	Length received from the ring buffer directly.

Return values

<i>kStatus_SerialManager_- Success</i>	Successfully received all data.
<i>kStatus_SerialManager_- Busy</i>	Previous transmission still not finished; data not all received yet.
<i>kStatus_SerialManager_- Error</i>	An error occurred.

### 39.5.12 serial\_manager\_status\_t SerialManager\_CancelWriting ( serial\_write\_handle\_t writeHandle )

The function cancels unfinished send transmission. When the transfer is canceled, the module notifies the upper layer through a TX callback function and passes the status parameter [kStatus\\_SerialManager\\_Canceled](#).

Note

The function [SerialManager\\_CancelWriting](#) cannot be used to abort the transmission of the function [SerialManager\\_WriteBlocking](#).

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
--------------------	-------------------------------------------

Return values

<i>kStatus_SerialManager_- Success</i>	Get successfully abort the sending.
<i>kStatus_SerialManager_- Error</i>	An error occurred.

### 39.5.13 serial\_manager\_status\_t SerialManager\_CancelReading ( serial\_read\_handle\_t readHandle )

The function cancels unfinished receive transmission. When the transfer is canceled, the module notifies the upper layer through a RX callback function and passes the status parameter [kStatus\\_SerialManager\\_Canceled](#).

## Note

The function [SerialManager\\_CancelReading](#) cannot be used to abort the transmission of the function [SerialManager\\_ReadBlocking](#).

## Parameters

<i>readHandle</i>	The serial manager module handle pointer.
-------------------	-------------------------------------------

## Return values

<i>kStatus_SerialManager_Success</i>	Get successfully abort the receiving.
<i>kStatus_SerialManager_Error</i>	An error occurred.

### 39.5.14 **serial\_manager\_status\_t SerialManager\_InstallTxCallback ( serial\_write\_handle\_t writeHandle, serial\_manager\_callback\_t callback, void \* callbackParam )**

This function is used to install the TX callback and callback parameter for the serial manager module. When any status of TX transmission changed, the driver will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

## Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

## Return values

<i>kStatus_SerialManager_Success</i>	Successfully install the callback.
--------------------------------------	------------------------------------

### 39.5.15 **serial\_manager\_status\_t SerialManager\_InstallRxCallback ( serial\_read\_handle\_t readHandle, serial\_manager\_callback\_t callback, void \* callbackParam )**

This function is used to install the RX callback and callback parameter for the serial manager module. When any status of RX transmission changed, the driver will notify the upper layer by the installed callback

function. And the status is also passed as status parameter when the callback is called.



## Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

## Return values

<i>kStatus_SerialManager_- Success</i>	Successfully install the callback.
--------------------------------------------	------------------------------------

**39.5.16 static bool SerialManager\_needPollingIsr ( void ) [inline], [static]**

This function is used to check if need polling ISR.

## Return values

<i>TRUE</i>	if need polling.
-------------	------------------

**39.5.17 serial\_manager\_status\_t SerialManager\_EnterLowpower ( serial\_handle\_t serialHandle )**

This function is used to prepare to enter low power consumption.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	-------------------------------------------

## Return values

<i>kStatus_SerialManager_- Success</i>	Successful operation.
--------------------------------------------	-----------------------

**39.5.18 serial\_manager\_status\_t SerialManager\_ExitLowpower ( serial\_handle\_t serialHandle )**

This function is used to restore from low power consumption.

## Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	-------------------------------------------

## Return values

<i>kStatus_SerialManager_Success</i>	Successful operation.
--------------------------------------	-----------------------

### 39.5.19 void SerialManager\_SetLowpowerCriticalCb ( const serial\_manager\_lowpower\_critical\_CBs\_t \* *pfCallback* )

## Parameters

<i>pfCallback</i>	Pointer to the function structure used to allow/disable lowpower.
-------------------	-------------------------------------------------------------------

## Chapter 40

### Spi\_cmsis\_driver

This section describes the programming interface of the SPI Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

#### 40.1 Function groups

##### 40.1.1 SPI CMSIS GetVersion Operation

This function group will return the SPI CMSIS Driver version to user.

##### 40.1.2 SPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

##### 40.1.3 SPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been selected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

##### 40.1.4 SPI CMSIS Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

##### 40.1.5 SPI CMSIS Status Operation

This function group gets the SPI transfer status.

### 40.1.6 SPI CMSIS Control Operation

This function can configure instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and other control command.

## 40.2 Typical use case

### 40.2.1 Master Operation

```
/* Variables */
uint8_t masterRxData[TRANSFER_SIZE] = {0U};
uint8_t masterTxData[TRANSFER_SIZE] = {0U};

/*SPI master init*/
DRIVER_MASTER_SPI.Initialize(SPI_MasterSignalEvent_t);
DRIVER_MASTER_SPI.PowerControl(ARM_POWER_FULL);
DRIVER_MASTER_SPI.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);

/* Start master transfer */
DRIVER_MASTER_SPI.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);

/* Master power off */
DRIVER_MASTER_SPI.PowerControl(ARM_POWER_OFF);

/* Master uninitialized */
DRIVER_MASTER_SPI.Uninitialize();
```

### 40.2.2 Slave Operation

```
/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {0U};
uint8_t slaveTxData[TRANSFER_SIZE] = {0U};

/*SPI slave init*/
DRIVER_SLAVE_SPI.Initialize(SPI_SlaveSignalEvent_t);
DRIVER_SLAVE_SPI.PowerControl(ARM_POWER_FULL);
DRIVER_SLAVE_SPI.Control(ARM_SPI_MODE_SLAVE, false);

/* Start slave transfer */
DRIVER_SLAVE_SPI.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);

/* slave power off */
DRIVER_SLAVE_SPI.PowerControl(ARM_POWER_OFF);

/* slave uninitialized */
DRIVER_SLAVE_SPI.Uninitialize();
```

## Chapter 41

### I2c\_cmsis\_driver

This section describes the programming interface of the I2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The I2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

#### 41.1 I2C CMSIS Driver

##### 41.1.1 Master Operation in interrupt transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_MasterCompletionFlag = true;
    }
}
/*Init I2C MASTER*/
EXAMPLE_I2C_MASTER.Initialize(I2C_MasterSignalEvent_t);

EXAMPLE_I2C_MASTER.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
EXAMPLE_I2C_MASTER.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transmit*/
EXAMPLE_I2C_MASTER.MasterTransmit(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;
```

##### 41.1.2 Master Operation in DMA transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
```

```

    {
        g_MasterCompletionFlag = true;
    }
}

/* Init DMA*/
DMA_Init(EXAMPLE_DMA);

/*Init I2C MASTER*/
EXAMPLE_I2C_MASTER.Initialize(I2C_MasterSignalEvent_t);

EXAMPLE_I2C_MASTER.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
EXAMPLE_I2C_MASTER.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transfer*/
EXAMPLE_I2C_MASTER.MasterReceive(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

### 41.1.3 Slave Operation in interrupt transactional method

```

void I2C_SlaveSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_SlaveCompletionFlag = true;
    }
}

/*Init I2C SLAVE*/
EXAMPLE_I2C_SLAVE.Initialize(I2C_SlaveSignalEvent_t);

EXAMPLE_I2C_SLAVE.PowerControl(ARM_POWER_FULL);

/*config slave addr*/
EXAMPLE_I2C_SLAVE.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);

/*start transfer*/
EXAMPLE_I2C_SLAVE.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
g_SlaveCompletionFlag = false;

```

## Chapter 42

### Usart\_cmsis\_driver

This section describes the programming interface of the USART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The USART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

#### 42.1 USART Send Methods

##### 42.1.1 USART Send using an interrupt method

```
/* USART callback */
void USART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
    {
        txOnGoing = false;
    }
}
Driver_USART0.Initialize(USART_Callback);
Driver_USART0.PowerControl(ARM_POWER_FULL);
/* Send g_tipString out. */
txOnGoing = true;
Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);

/* Wait send finished */
while (txOnGoing)
{
}
```

##### 42.1.2 USART Send using the DMA method

```
/* USART callback */
void USART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
    {
        txOnGoing = false;
    }
}

Driver_USART0.Initialize(USART_Callback);
```

```

DMA_Init (DMA0);
Driver_USART0.PowerControl (ARM_POWER_FULL);

/* Send g_tipString out. */
txOnGoing = true;

Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);

/* Wait send finished */
while (txOnGoing)
{
}

```



# Chapter 43

## CDOG

### 43.1 Overview

#### Files

- file [fsl\\_cdog.h](#)

#### Driver version

- `#define FSL_CDOG_DRIVER_VERSION (MAKE_VERSION(2, 1, 2))`  
*Defines CDOG driver version 2.1.2.*

#### CDOG Functional Operation

- [status\\_t CDOG\\_Init](#) (CDOG\_Type \*base, cdog\_config\_t \*conf)  
*Initialize CDOG.*
- void [CDOG\\_Deinit](#) (CDOG\_Type \*base)  
*Deinitialize CDOG.*
- void [CDOG\\_GetDefaultConfig](#) (cdog\_config\_t \*conf)  
*Sets the default configuration of CDOG.*
- void [CDOG\\_Stop](#) (CDOG\_Type \*base, uint32\_t stop)  
*Stops secure counter and instruction timer.*
- void [CDOG\\_Start](#) (CDOG\_Type \*base, uint32\_t reload, uint32\_t start)  
*Sets secure counter and instruction timer values.*
- void [CDOG\\_Check](#) (CDOG\_Type \*base, uint32\_t check)  
*Checks secure counter.*
- void [CDOG\\_Set](#) (CDOG\_Type \*base, uint32\_t stop, uint32\_t reload, uint32\_t start)  
*Sets secure counter and instruction timer values.*
- void [CDOG\\_Add](#) (CDOG\_Type \*base, uint32\_t add)  
*Add value to secure counter.*
- void [CDOG\\_Add1](#) (CDOG\_Type \*base)  
*Add 1 to secure counter.*
- void [CDOG\\_Add16](#) (CDOG\_Type \*base)  
*Add 16 to secure counter.*
- void [CDOG\\_Add256](#) (CDOG\_Type \*base)  
*Add 256 to secure counter.*
- void [CDOG\\_Sub](#) (CDOG\_Type \*base, uint32\_t sub)  
*brief Subtract value to secure counter*
- void [CDOG\\_Sub1](#) (CDOG\_Type \*base)  
*Subtract 1 from secure counter.*
- void [CDOG\\_Sub16](#) (CDOG\_Type \*base)  
*Subtract 16 from secure counter.*
- void [CDOG\\_Sub256](#) (CDOG\_Type \*base)  
*Subtract 256 from secure counter.*
- void [CDOG\\_WritePersistent](#) (CDOG\_Type \*base, uint32\_t value)

- *Set the CDOG persistent word.*  
uint32\_t **CDOG\_ReadPersistent** (CDOG\_Type \*base)  
*Get the CDOG persistent word.*

## 43.2 Macro Definition Documentation

### 43.2.1 #define FSL\_CDOG\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 2))

Change log:

- Version 2.1.2
  - Support multiple IRQs
  - Fix default CONTROL values
- Version 2.1.1
  - Remove bit CONTROL[CONTROL\_CTRL]
- Version 2.1.0
  - Rename CWT to CDOG
- Version 2.0.2
  - Fix MISRA-2012 issues
- Version 2.0.1
  - Fix doxygen issues
- Version 2.0.0
  - initial version

## 43.3 Function Documentation

### 43.3.1 status\_t CDOG\_Init ( CDOG\_Type \* *base*, cdog\_config\_t \* *conf* )

This function initializes CDOG block and setting.

Parameters

<i>base</i>	CDOG peripheral base address
<i>conf</i>	CDOG configuration structure

Returns

Status of the init operation

### 43.3.2 void CDOG\_Deinit ( CDOG\_Type \* *base* )

This function deinitializes CDOG secure counter.

Parameters

<i>base</i>	CDOG peripheral base address
-------------	------------------------------

### 43.3.3 void CDOG\_GetDefaultConfig ( cdog\_config\_t \* *conf* )

This function initialize CDOG config structure to default values.

Parameters

<i>conf</i>	CDOG configuration structure
-------------	------------------------------

### 43.3.4 void CDOG\_Stop ( CDOG\_Type \* *base*, uint32\_t *stop* )

This function stops instruction timer and secure counter. This also change state of CDOG to IDLE.

Parameters

<i>base</i>	CDOG peripheral base address
<i>stop</i>	expected value which will be compared with value of secure counter

### 43.3.5 void CDOG\_Start ( CDOG\_Type \* *base*, uint32\_t *reload*, uint32\_t *start* )

This function sets value in RELOAD and START registers for instruction timer and secure counter

Parameters

<i>base</i>	CDOG peripheral base address
<i>reload</i>	reload value
<i>start</i>	start value

### 43.3.6 void CDOG\_Check ( CDOG\_Type \* *base*, uint32\_t *check* )

This function compares stop value in handler with secure counter value by writing to RELOAD register.

Parameters

<i>base</i>	CDOG peripheral base address
<i>check</i>	expected (stop) value

### 43.3.7 void CDOG\_Set ( CDOG\_Type \* *base*, uint32\_t *stop*, uint32\_t *reload*, uint32\_t *start* )

This function sets value in STOP, RELOAD and START registers for instruction timer and secure counter.

Parameters

<i>base</i>	CDOG peripheral base address
<i>stop</i>	expected value which will be compared with value of secure counter
<i>reload</i>	reload value for instruction timer
<i>start</i>	start value for secure timer

### 43.3.8 void CDOG\_Add ( CDOG\_Type \* *base*, uint32\_t *add* )

This function add specified value to secure counter.

Parameters

<i>base</i>	CDOG peripheral base address.
<i>add</i>	Value to be added.

### 43.3.9 void CDOG\_Add1 ( CDOG\_Type \* *base* )

This function add 1 to secure counter.

Parameters

<i>base</i>	CDOG peripheral base address.
-------------	-------------------------------

### 43.3.10 void CDOG\_Add16 ( CDOG\_Type \* *base* )

This function add 16 to secure counter.

## Parameters

<i>base</i>	CDOG peripheral base address.
-------------	-------------------------------

**43.3.11 void CDOG\_Add256 ( CDOG\_Type \* *base* )**

This function add 256 to secure counter.

## Parameters

<i>base</i>	CDOG peripheral base address.
-------------	-------------------------------

**43.3.12 void CDOG\_Sub ( CDOG\_Type \* *base*, uint32\_t *sub* )**

This function substract specified value to secure counter.

param base CDOG peripheral base address. param sub Value to be substracted.

**43.3.13 void CDOG\_Sub1 ( CDOG\_Type \* *base* )**

This function substract specified 1 from secure counter.

## Parameters

<i>base</i>	CDOG peripheral base address.
-------------	-------------------------------

**43.3.14 void CDOG\_Sub16 ( CDOG\_Type \* *base* )**

This function substract specified 16 from secure counter.

## Parameters

<i>base</i>	CDOG peripheral base address.
-------------	-------------------------------

**43.3.15 void CDOG\_Sub256 ( CDOG\_Type \* *base* )**

This function substract specified 256 from secure counter.

## Parameters

<i>base</i>	CDOG peripheral base address.
-------------	-------------------------------

**43.3.16 void CDOG\_WritePersistent ( CDOG\_Type \* *base*, uint32\_t *value* )**

## Parameters

<i>base</i>	CDOG peripheral base address.
<i>value</i>	The value to be written.

**43.3.17 uint32\_t CDOG\_ReadPersistent ( CDOG\_Type \* *base* )**

## Parameters

<i>base</i>	CDOG peripheral base address.
-------------	-------------------------------

## Returns

The persistent word.

# Chapter 44

## I2c\_driver

### 44.1 Overview

#### Files

- file [fsl\\_i2c.h](#)

#### Macros

- `#define I2C_RETRY_TIMES 0U` /\* Define to zero means keep waiting until the flag is assert/deassert. \*/  
*Retry times for waiting flag.*
- `#define I2C_MASTER_TRANSMIT_IGNORE_LAST_NACK 1U` /\* Define to one means master ignores the last byte's nack and considers the transfer successful. \*/  
*Whether to ignore the nack signal of the last byte during master transmit.*
- `#define I2C_STAT_MSTCODE_IDLE (0U)`  
*Master Idle State Code.*
- `#define I2C_STAT_MSTCODE_RXREADY (1U)`  
*Master Receive Ready State Code.*
- `#define I2C_STAT_MSTCODE_TXREADY (2U)`  
*Master Transmit Ready State Code.*
- `#define I2C_STAT_MSTCODE_NACKADR (3U)`  
*Master NACK by slave on address State Code.*
- `#define I2C_STAT_MSTCODE_NACKDAT (4U)`  
*Master NACK by slave on data State Code.*

#### Enumerations

- enum {  
    [kStatus\\_I2C\\_Busy](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 0),  
    [kStatus\\_I2C\\_Idle](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 1),  
    [kStatus\\_I2C\\_Nak](#),  
    [kStatus\\_I2C\\_InvalidParameter](#),  
    [kStatus\\_I2C\\_BitError](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 4),  
    [kStatus\\_I2C\\_ArbitrationLost](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 5),  
    [kStatus\\_I2C\\_NoTransferInProgress](#),  
    [kStatus\\_I2C\\_DmaRequestFail](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 7),  
    [kStatus\\_I2C\\_StartStopError](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 8),  
    [kStatus\\_I2C\\_UnexpectedState](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 9),  
    [kStatus\\_I2C\\_Timeout](#),  
    [kStatus\\_I2C\\_Addr\\_Nak](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 11),  
    [kStatus\\_I2C\\_EventTimeout](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 12),  
    [kStatus\\_I2C\\_SclLowTimeout](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 13) }

*I2C status return codes.*

- enum `_i2c_status_flags` {
  - `kI2C_MasterPendingFlag` = `I2C_STAT_MSTPENDING_MASK`,
  - `kI2C_MasterArbitrationLostFlag`,
  - `kI2C_MasterStartStopErrorFlag`,
  - `kI2C_MasterIdleFlag` = `1UL << 5U`,
  - `kI2C_MasterRxReadyFlag` = `1UL << I2C_STAT_MSTSTATE_SHIFT`,
  - `kI2C_MasterTxReadyFlag` = `1UL << (I2C_STAT_MSTSTATE_SHIFT + 1U)`,
  - `kI2C_MasterAddrNackFlag` = `1UL << 7U`,
  - `kI2C_MasterDataNackFlag` = `1UL << (I2C_STAT_MSTSTATE_SHIFT + 2U)`,
  - `kI2C_SlavePendingFlag` = `I2C_STAT_SLVPENDING_MASK`,
  - `kI2C_SlaveNotStretching` = `I2C_STAT_SLVNOTSTR_MASK`,
  - `kI2C_SlaveSelected`,
  - `kI2C_SaveDeselected` = `I2C_STAT_SLVDESEL_MASK`,
  - `kI2C_SlaveAddressedFlag` = `1UL << 22U`,
  - `kI2C_SlaveReceiveFlag` = `1UL << I2C_STAT_SLVSTATE_SHIFT`,
  - `kI2C_SlaveTransmitFlag` = `1UL << (I2C_STAT_SLVSTATE_SHIFT + 1U)`,
  - `kI2C_SlaveAddress0MatchFlag` = `1UL << 20U`,
  - `kI2C_SlaveAddress1MatchFlag` = `1UL << I2C_STAT_SLVIDX_SHIFT`,
  - `kI2C_SlaveAddress2MatchFlag` = `1UL << (I2C_STAT_SLVIDX_SHIFT + 1U)`,
  - `kI2C_SlaveAddress3MatchFlag` = `1UL << 21U`,
  - `kI2C_MonitorReadyFlag` = `I2C_STAT_MONRDY_MASK`,
  - `kI2C_MonitorOverflowFlag` = `I2C_STAT_MONOV_MASK`,
  - `kI2C_MonitorActiveFlag` = `I2C_STAT_MONACTIVE_MASK`,
  - `kI2C_MonitorIdleFlag` = `I2C_STAT_MONIDLE_MASK`,
  - `kI2C_EventTimeoutFlag` = `I2C_STAT_EVENTTIMEOUT_MASK`,
  - `kI2C_SclTimeoutFlag` = `I2C_STAT_SCLTIMEOUT_MASK` }

*I2C status flags.*

- enum `_i2c_interrupt_enable` {
  - `kI2C_MasterPendingInterruptEnable`,
  - `kI2C_MasterArbitrationLostInterruptEnable`,
  - `kI2C_MasterStartStopErrorInterruptEnable`,
  - `kI2C_SlavePendingInterruptEnable` = `I2C_STAT_SLVPENDING_MASK`,
  - `kI2C_SlaveNotStretchingInterruptEnable`,
  - `kI2C_SlaveDeselectedInterruptEnable` = `I2C_STAT_SLVDESEL_MASK`,
  - `kI2C_MonitorReadyInterruptEnable` = `I2C_STAT_MONRDY_MASK`,
  - `kI2C_MonitorOverflowInterruptEnable` = `I2C_STAT_MONOV_MASK`,
  - `kI2C_MonitorIdleInterruptEnable` = `I2C_STAT_MONIDLE_MASK`,
  - `kI2C_EventTimeoutInterruptEnable` = `I2C_STAT_EVENTTIMEOUT_MASK`,
  - `kI2C_SclTimeoutInterruptEnable` = `I2C_STAT_SCLTIMEOUT_MASK` }

*I2C interrupt enable.*

## Driver version

- #define `FSL_I2C_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 3)`)

*I2C driver version.*



## 44.2 Macro Definition Documentation

44.2.1 **#define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 3))**

44.2.2 **#define I2C\_RETRY\_TIMES 0U** /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

44.2.3 **#define I2C\_MASTER\_TRANSMIT\_IGNORE\_LAST\_NACK 1U** /\* Define to one means master ignores the last byte's nack and considers the transfer successful. \*/

## 44.3 Enumeration Type Documentation

### 44.3.1 anonymous enum

Enumerator

*kStatus\_I2C\_Busy* The master is already performing a transfer.

*kStatus\_I2C\_Idle* The slave driver is idle.

*kStatus\_I2C\_Nak* The slave device sent a NAK in response to a byte.

*kStatus\_I2C\_InvalidParameter* Unable to proceed due to invalid parameter.

*kStatus\_I2C\_BitError* Transferred bit was not seen on the bus.

*kStatus\_I2C\_ArbitrationLost* Arbitration lost error.

*kStatus\_I2C\_NoTransferInProgress* Attempt to abort a transfer when one is not in progress.

*kStatus\_I2C\_DmaRequestFail* DMA request failed.

*kStatus\_I2C\_StartStopError* Start and stop error.

*kStatus\_I2C\_UnexpectedState* Unexpected state.

*kStatus\_I2C\_Timeout* Timeout when waiting for I2C master/slave pending status to set to continue transfer.

*kStatus\_I2C\_Addr\_Nak* NAK received for Address.

*kStatus\_I2C\_EventTimeout* Timeout waiting for bus event.

*kStatus\_I2C\_SclLowTimeout* Timeout SCL signal remains low.

### 44.3.2 enum\_i2c\_status\_flags

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

*kI2C\_MasterPendingFlag* The I2C module is waiting for software interaction. bit 0

*kI2C\_MasterArbitrationLostFlag* The arbitration of the bus was lost. There was collision on the bus. bit 4

***kI2C\_MasterStartStopErrorFlag*** There was an error during start or stop phase of the transaction.  
bit 6

***kI2C\_MasterIdleFlag*** The I2C master idle status. bit 5

***kI2C\_MasterRxReadyFlag*** The I2C master rx ready status. bit 1

***kI2C\_MasterTxReadyFlag*** The I2C master tx ready status. bit 2

***kI2C\_MasterAddrNackFlag*** The I2C master address nack status. bit 7

***kI2C\_MasterDataNackFlag*** The I2C master data nack status. bit 3

***kI2C\_SlavePendingFlag*** The I2C module is waiting for software interaction. bit 8

***kI2C\_SlaveNotStretching*** Indicates whether the slave is currently stretching clock (0 = yes, 1 = no).  
bit 11

***kI2C\_SlaveSelected*** Indicates whether the slave is selected by an address match. bit 14

***kI2C\_SaveDeselected*** Indicates that slave was previously deselected (deselect event took place,  
w1c). bit 15

***kI2C\_SlaveAddressedFlag*** One of the I2C slave's 4 addresses is matched. bit 22

***kI2C\_SlaveReceiveFlag*** Slave receive data available. bit 9

***kI2C\_SlaveTransmitFlag*** Slave data can be transmitted. bit 10

***kI2C\_SlaveAddress0MatchFlag*** Slave address0 match. bit 20

***kI2C\_SlaveAddress1MatchFlag*** Slave address1 match. bit 12

***kI2C\_SlaveAddress2MatchFlag*** Slave address2 match. bit 13

***kI2C\_SlaveAddress3MatchFlag*** Slave address3 match. bit 21

***kI2C\_MonitorReadyFlag*** The I2C monitor ready interrupt. bit 16

***kI2C\_MonitorOverflowFlag*** The monitor data overrun interrupt. bit 17

***kI2C\_MonitorActiveFlag*** The monitor is active. bit 18

***kI2C\_MonitorIdleFlag*** The monitor idle interrupt. bit 19

***kI2C\_EventTimeoutFlag*** The bus event timeout interrupt. bit 24

***kI2C\_SclTimeoutFlag*** The SCL timeout interrupt. bit 25

### 44.3.3 enum `_i2c_interrupt_enable`

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

***kI2C\_MasterPendingInterruptEnable*** The I2C master communication pending interrupt.

***kI2C\_MasterArbitrationLostInterruptEnable*** The I2C master arbitration lost interrupt.

***kI2C\_MasterStartStopErrorInterruptEnable*** The I2C master start/stop timing error interrupt.

***kI2C\_SlavePendingInterruptEnable*** The I2C slave communication pending interrupt.

***kI2C\_SlaveNotStretchingInterruptEnable*** The I2C slave not stretching interrupt, deep-sleep mode  
can be entered only when this interrupt occurs.

***kI2C\_SlaveDeselectedInterruptEnable*** The I2C slave deselection interrupt.

***kI2C\_MonitorReadyInterruptEnable*** The I2C monitor ready interrupt.

***kI2C\_MonitorOverflowInterruptEnable*** The monitor data overrun interrupt.

***kI2C\_MonitorIdleInterruptEnable*** The monitor idle interrupt.

***kI2C\_EventTimeoutInterruptEnable*** The bus event timeout interrupt.

***kI2C\_SclTimeoutInterruptEnable*** The SCL timeout interrupt.

# Chapter 45

## I2c\_master\_driver

### 45.1 Overview

#### Data Structures

- struct [i2c\\_master\\_config\\_t](#)  
*Structure with settings to initialize the I2C master module. [More...](#)*
- struct [i2c\\_master\\_transfer\\_t](#)  
*Non-blocking transfer descriptor structure. [More...](#)*
- struct [i2c\\_master\\_handle\\_t](#)  
*Driver handle for master non-blocking APIs. [More...](#)*

#### Typedefs

- typedef void(\* [i2c\\_master\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, [status\\_t](#) completionStatus, void \*userData)  
*Master completion callback function pointer type.*

#### Enumerations

- enum [i2c\\_direction\\_t](#) {  
    [kI2C\\_Write](#) = 0U,  
    [kI2C\\_Read](#) = 1U }  
*Direction of master and slave transfers.*
- enum [\\_i2c\\_master\\_transfer\\_flags](#) {  
    [kI2C\\_TransferDefaultFlag](#) = 0x00U,  
    [kI2C\\_TransferNoStartFlag](#) = 0x01U,  
    [kI2C\\_TransferRepeatedStartFlag](#) = 0x02U,  
    [kI2C\\_TransferNoStopFlag](#) = 0x04U }  
*Transfer option flags.*
- enum [\\_i2c\\_transfer\\_states](#)  
*States for the state machine used by transactional APIs.*

#### Initialization and deinitialization

- void [I2C\\_MasterGetDefaultConfig](#) ([i2c\\_master\\_config\\_t](#) \*masterConfig)  
*Provides a default configuration for the I2C master peripheral.*
- void [I2C\\_MasterInit](#) (I2C\_Type \*base, const [i2c\\_master\\_config\\_t](#) \*masterConfig, uint32\_t src-Clock\_Hz)  
*Initializes the I2C master peripheral.*
- void [I2C\\_MasterDeinit](#) (I2C\_Type \*base)  
*Deinitializes the I2C master peripheral.*
- uint32\_t [I2C\\_GetInstance](#) (I2C\_Type \*base)  
*Returns an instance number given a base address.*

- static void [I2C\\_MasterReset](#) (I2C\_Type \*base)  
*Performs a software reset.*
- static void [I2C\\_MasterEnable](#) (I2C\_Type \*base, bool enable)  
*Enables or disables the I2C module as master.*

## Status

- uint32\_t [I2C\\_GetStatusFlags](#) (I2C\_Type \*base)  
*Gets the I2C status flags.*
- static void [I2C\\_ClearStatusFlags](#) (I2C\_Type \*base, uint32\_t statusMask)  
*Clears the I2C status flag state.*
- static void [I2C\\_MasterClearStatusFlags](#) (I2C\_Type \*base, uint32\_t statusMask)  
*Clears the I2C master status flag state.*

## Interrupts

- static void [I2C\\_EnableInterrupts](#) (I2C\_Type \*base, uint32\_t interruptMask)  
*Enables the I2C interrupt requests.*
- static void [I2C\\_DisableInterrupts](#) (I2C\_Type \*base, uint32\_t interruptMask)  
*Disables the I2C interrupt requests.*
- static uint32\_t [I2C\\_GetEnabledInterrupts](#) (I2C\_Type \*base)  
*Returns the set of currently enabled I2C interrupt requests.*

## Bus operations

- void [I2C\\_MasterSetBaudRate](#) (I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the I2C bus frequency for master transactions.*
- void [I2C\\_MasterSetTimeoutValue](#) (I2C\_Type \*base, uint8\_t timeout\_Ms, uint32\_t srcClock\_Hz)  
*Sets the I2C bus timeout value.*
- static bool [I2C\\_MasterGetBusIdleState](#) (I2C\_Type \*base)  
*Returns whether the bus is idle.*
- [status\\_t](#) [I2C\\_MasterStart](#) (I2C\_Type \*base, uint8\_t address, [i2c\\_direction\\_t](#) direction)  
*Sends a START on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterStop](#) (I2C\_Type \*base)  
*Sends a STOP signal on the I2C bus.*
- static [status\\_t](#) [I2C\\_MasterRepeatedStart](#) (I2C\_Type \*base, uint8\_t address, [i2c\\_direction\\_t](#) direction)  
*Sends a REPEATED START on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterWriteBlocking](#) (I2C\_Type \*base, const void \*txBuff, size\_t txSize, uint32\_t flags)  
*Performs a polling send transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterReadBlocking](#) (I2C\_Type \*base, void \*rxBuff, size\_t rxSize, uint32\_t flags)  
*Performs a polling receive transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterTransferBlocking](#) (I2C\_Type \*base, [i2c\\_master\\_transfer\\_t](#) \*xfer)  
*Performs a master polling transfer on the I2C bus.*

## Non-blocking

- void [I2C\\_MasterTransferCreateHandle](#) (I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle, [i2c\\_master\\_transfer\\_callback\\_t](#) callback, void \*userData)

- Creates a new handle for the I2C master non-blocking APIs.
- [status\\_t I2C\\_MasterTransferNonBlocking](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, i2c\_master\_transfer\_t \*xfer)  
Performs a non-blocking transaction on the I2C bus.
- [status\\_t I2C\\_MasterTransferGetCount](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, size\_t \*count)  
Returns number of bytes transferred so far.
- [status\\_t I2C\\_MasterTransferAbort](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle)  
Terminates a non-blocking I2C master transmission early.

## IRQ handler

- void [I2C\\_MasterTransferHandleIRQ](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle)  
Reusable routine to handle master interrupts.

## 45.2 Data Structure Documentation

### 45.2.1 struct i2c\_master\_config\_t

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the [I2C\\_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

## Data Fields

- bool [enableMaster](#)  
Whether to enable master mode.
- uint32\_t [baudRate\\_Bps](#)  
Desired baud rate in bits per second.
- bool [enableTimeout](#)  
Enable internal timeout function.
- uint8\_t [timeout\\_Ms](#)  
Event timeout and SCL low timeout value.

## Field Documentation

- (1) `bool i2c_master_config_t::enableMaster`
- (2) `uint32_t i2c_master_config_t::baudRate_Bps`
- (3) `bool i2c_master_config_t::enableTimeout`
- (4) `uint8_t i2c_master_config_t::timeout_Ms`

45.2.2 `struct i2c_master_transfer`

I2C master transfer typedef.

This structure is used to pass transaction parameters to the `I2C_MasterTransferNonBlocking()` API.

## Data Fields

- `uint32_t flags`  
*Bit mask of options for the transfer.*
- `uint8_t slaveAddress`  
*The 7-bit slave address.*
- `i2c_direction_t direction`  
*Either `kI2C_Read` or `kI2C_Write`.*
- `uint32_t subaddress`  
*Sub address.*
- `size_t subaddressSize`  
*Length of sub address to send in bytes.*
- `void * data`  
*Pointer to data to transfer.*
- `size_t dataSize`  
*Number of bytes to transfer.*

## Field Documentation

- (1) `uint32_t i2c_master_transfer_t::flags`
- (2) `uint8_t i2c_master_transfer_t::slaveAddress`
- (3) `i2c_direction_t i2c_master_transfer_t::direction`
- (4) `uint32_t i2c_master_transfer_t::subaddress`

Transferred MSB first.

**(5) size\_t i2c\_master\_transfer\_t::subaddressSize**

Maximum size is 4 bytes.

**(6) void\* i2c\_master\_transfer\_t::data****(7) size\_t i2c\_master\_transfer\_t::dataSize****45.2.3 struct \_i2c\_master\_handle**

I2C master handle typedef.

Note

The contents of this structure are private and subject to change.

**Data Fields**

- uint8\_t [state](#)  
*Transfer state machine current state.*
- uint32\_t [transferCount](#)  
*Indicates progress of the transfer.*
- uint32\_t [remainingBytes](#)  
*Remaining byte count in current state.*
- uint8\_t \* [buf](#)  
*Buffer pointer for current state.*
- bool [checkAddrNack](#)  
*Whether to check the nack signal is detected during addressing.*
- i2c\_master\_transfer\_t [transfer](#)  
*Copy of the current transfer info.*
- [i2c\\_master\\_transfer\\_callback\\_t](#) [completionCallback](#)  
*Callback function pointer.*
- void \* [userData](#)  
*Application data passed to callback.*



## Field Documentation

- (1) `uint8_t i2c_master_handle_t::state`
- (2) `uint32_t i2c_master_handle_t::remainingBytes`
- (3) `uint8_t* i2c_master_handle_t::buf`
- (4) `bool i2c_master_handle_t::checkAddrNack`
- (5) `i2c_master_transfer_t i2c_master_handle_t::transfer`
- (6) `i2c_master_transfer_callback_t i2c_master_handle_t::completionCallback`
- (7) `void* i2c_master_handle_t::userData`

## 45.3 Typedef Documentation

**45.3.1** `typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base, i2c_master_handle_t *handle, status_t completionStatus, void *userData)`

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [I2C\\_MasterTransferCreateHandle\(\)](#).

Parameters

<i>base</i>	The I2C peripheral base address.
<i>completion-Status</i>	Either <code>kStatus_Success</code> or an error code describing how the transfer completed.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

## 45.4 Enumeration Type Documentation

45.4.1 `enum i2c_direction_t`

Enumerator

*kI2C\_Write* Master transmit.  
*kI2C\_Read* Master receive.

45.4.2 `enum _i2c_master_transfer_flags`

## Note

These enumerations are intended to be OR'd together to form a bit mask of options for the `_i2c_master_transfer::flags` field.

## Enumerator

***kI2C\_TransferDefaultFlag*** Transfer starts with a start signal, stops with a stop signal.  
***kI2C\_TransferNoStartFlag*** Don't send a start condition, address, and sub address.  
***kI2C\_TransferRepeatedStartFlag*** Send a repeated start condition.  
***kI2C\_TransferNoStopFlag*** Don't send a stop condition.

### 45.4.3 enum \_i2c\_transfer\_states

## 45.5 Function Documentation

### 45.5.1 void I2C\_MasterGetDefaultConfig ( i2c\_master\_config\_t \* *masterConfig* )

This function provides the following default configuration for the I2C master peripheral:

```
* masterConfig->enableMaster      = true;
* masterConfig->baudRate_Bps      = 100000U;
* masterConfig->enableTimeout     = false;
*
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with `I2C_MasterInit()`.

## Parameters

out	<i>masterConfig</i>	User provided configuration structure for default values. Refer to <code>i2c_master_config_t</code> .
-----	---------------------	-------------------------------------------------------------------------------------------------------

### 45.5.2 void I2C\_MasterInit ( I2C\_Type \* *base*, const i2c\_master\_config\_t \* *masterConfig*, uint32\_t *srcClock\_Hz* )

This function enables the peripheral clock and initializes the I2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>masterConfig</i>	User provided peripheral configuration. Use <a href="#">I2C_MasterGetDefaultConfig()</a> to get a set of defaults that you can override.
<i>srcClock_Hz</i>	Frequency in Hertz of the I2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

**45.5.3 void I2C\_MasterDeinit ( I2C\_Type \* *base* )**

This function disables the I2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

## Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

**45.5.4 uint32\_t I2C\_GetInstance ( I2C\_Type \* *base* )**

If an invalid base address is passed, debug builds will assert. Release builds will just return instance number 0.

## Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

## Returns

I2C instance number starting from 0.

**45.5.5 static void I2C\_MasterReset ( I2C\_Type \* *base* ) [inline], [static]**

Restores the I2C master peripheral to reset conditions.

## Parameters

---

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

#### 45.5.6 static void I2C\_MasterEnable ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

<i>base</i>	The I2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified I2C as master.

#### 45.5.7 uint32\_t I2C\_GetStatusFlags ( I2C\_Type \* *base* )

A bit mask with the state of all I2C status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

See Also

[\\_i2c\\_status\\_flags](#).

#### 45.5.8 static void I2C\_ClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]

Refer to kI2C\_CommonAllClearStatusFlags, kI2C\_MasterAllClearStatusFlags and kI2C\_SlaveAllClearStatusFlags to see the clearable flags. Attempts to clear other flags has no effect.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of the members in <code>kI2C_CommonAllClearStatusFlags</code> , <code>kI2C_MasterAllClearStatusFlags</code> and <code>kI2C_SlaveAllClearStatusFlags</code> . You may pass the result of a previous call to <a href="#">I2C_GetStatusFlags()</a> .

## See Also

[\\_i2c\\_status\\_flags](#), `_i2c_master_status_flags` and `_i2c_slave_status_flags`.

#### 45.5.9 static void I2C\_MasterClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]

**Deprecated** Do not use this function. It has been superseded by [I2C\\_ClearStatusFlags](#). The following status register flags can be cleared:

- [kI2C\\_MasterArbitrationLostFlag](#)
- [kI2C\\_MasterStartStopErrorFlag](#)

Attempts to clear other flags has no effect.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of <a href="#">_i2c_status_flags</a> enumerators OR'd together. You may pass the result of a previous call to <a href="#">I2C_GetStatusFlags()</a> .

## See Also

[\\_i2c\\_status\\_flags](#).

#### 45.5.10 static void I2C\_EnableInterrupts ( I2C\_Type \* *base*, uint32\_t *interruptMask* ) [inline], [static]

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See <a href="#">_i2c_interrupt_enable</a> for the set of constants that should be OR'd together to form the bit mask.

**45.5.11 static void I2C\_DisableInterrupts ( I2C\_Type \* *base*, uint32\_t *interruptMask* ) [inline], [static]**

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See <a href="#">_i2c_interrupt_enable</a> for the set of constants that should be OR'd together to form the bit mask.

**45.5.12 static uint32\_t I2C\_GetEnabledInterrupts ( I2C\_Type \* *base* ) [inline], [static]**

## Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

## Returns

A bitmask composed of [\\_i2c\\_interrupt\\_enable](#) enumerators OR'd together to indicate the set of enabled interrupts.

**45.5.13 void I2C\_MasterSetBaudRate ( I2C\_Type \* *base*, uint32\_t *baudRate\_Bps*, uint32\_t *srcClock\_Hz* )**

The I2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>srcClock_Hz</i>	I2C functional clock frequency in Hertz.
<i>baudRate_Bps</i>	Requested bus frequency in bits per second.

#### 45.5.14 void I2C\_MasterSetTimeoutValue ( I2C\_Type \* *base*, uint8\_t *timeout\_Ms*, uint32\_t *srcClock\_Hz* )

If the SCL signal remains low or bus does not have event longer than the timeout value, kI2C\_SclTimeoutFlag or kI2C\_EventTimeoutFlag is set. This can indicate the bus is held by slave or any fault occurs to the I2C module.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>timeout_Ms</i>	Timeout value in millisecond.
<i>srcClock_Hz</i>	I2C functional clock frequency in Hertz.

#### 45.5.15 static bool I2C\_MasterGetBusIdleState ( I2C\_Type \* *base* ) [inline], [static]

Requires the master mode to be enabled.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

#### 45.5.16 status\_t I2C\_MasterStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* )

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

## Parameters

<i>base</i>	I2C peripheral base pointer
<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

## Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy.

**45.5.17 status\_t I2C\_MasterStop ( I2C\_Type \* *base* )**

## Return values

<i>kStatus_Success</i>	Successfully send the stop signal.
<i>kStatus_I2C_Timeout</i>	Send stop signal failed, timeout.

**45.5.18 static status\_t I2C\_MasterRepeatedStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* ) [inline], [static]**

## Parameters

<i>base</i>	I2C peripheral base pointer
<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

## Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy but not occupied by current I2C master.

**45.5.19 status\_t I2C\_MasterWriteBlocking ( I2C\_Type \* *base*, const void \* *txBuff*, size\_t *txSize*, uint32\_t *flags* )**

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns [kStatus\\_I2-](#)



C\_Nak.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.
<i>flags</i>	Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag

## Return values

<i>kStatus_Success</i>	Data was sent successfully.
<i>kStatus_I2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_I2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_I2C_Arbitration-Lost</i>	Arbitration lost error.

#### 45.5.20 status\_t I2C\_MasterReadBlocking ( I2C\_Type \* *base*, void \* *rxBuff*, size\_t *rxSize*, uint32\_t *flags* )

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>rxBuff</i>	The pointer to the data to be transferred.
<i>rxSize</i>	The length in bytes of the data to be transferred.
<i>flags</i>	Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag

## Return values

<i>kStatus_Success</i>	Data was received successfully.
<i>kStatus_I2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_I2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_I2C_Arbitration-Lost</i>	Arbitration lost error.

#### 45.5.21 **status\_t I2C\_MasterTransferBlocking ( I2C\_Type \* *base*, i2c\_master\_transfer\_t \* *xfer* )**

Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Parameters

<i>base</i>	I2C peripheral base address.
<i>xfer</i>	Pointer to the transfer structure.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.
<i>kStatus_I2C_Addr_Nak</i>	Transfer error, receive NAK during addressing.

#### 45.5.22 **void I2C\_MasterTransferCreateHandle ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_callback\_t *callback*, void \* *userData* )**

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C\\_MasterTransferAbort\(\)](#) API shall be called.

Parameters

	<i>base</i>	The I2C peripheral base address.
out	<i>handle</i>	Pointer to the I2C master driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.

	<i>userData</i>	User provided pointer to the application callback data.
--	-----------------	---------------------------------------------------------

#### 45.5.23 **status\_t I2C\_MasterTransferNonBlocking ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *xfer* )**

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to the I2C master driver handle.
<i>xfer</i>	The pointer to the transfer descriptor.

Return values

<i>kStatus_Success</i>	The transaction was started successfully.
<i>kStatus_I2C_Busy</i>	Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

#### 45.5.24 **status\_t I2C\_MasterTransferGetCount ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

	<i>base</i>	The I2C peripheral base address.
	<i>handle</i>	Pointer to the I2C master driver handle.
out	<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2C_Busy</i>	

#### 45.5.25 **status\_t I2C\_MasterTransferAbort ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle* )**

## Note

It is not safe to call this function from an IRQ handler that has a higher priority than the I2C peripheral's IRQ priority.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to the I2C master driver handle.

## Return values

<i>kStatus_Success</i>	A transaction was successfully aborted.
<i>kStatus_I2C_Timeout</i>	Timeout during polling for flags.

#### 45.5.26 void I2C\_MasterTransferHandleIRQ ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle* )

## Note

This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to the I2C master driver handle.

## Chapter 46

### I2c\_slave\_driver

#### 46.1 Overview

##### Data Structures

- struct [i2c\\_slave\\_address\\_t](#)  
*Data structure with 7-bit Slave address and Slave address disable. [More...](#)*
- struct [i2c\\_slave\\_config\\_t](#)  
*Structure with settings to initialize the I2C slave module. [More...](#)*
- struct [i2c\\_slave\\_transfer\\_t](#)  
*I2C slave transfer structure. [More...](#)*
- struct [i2c\\_slave\\_handle\\_t](#)  
*I2C slave handle structure. [More...](#)*

##### Typedefs

- typedef void(\* [i2c\\_slave\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, void \*userData)  
*Slave event callback function pointer type.*
- typedef void(\* [flexcomm\\_i2c\\_master\\_irq\\_handler\\_t](#) )(I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle)  
*Typedef for master interrupt handler.*
- typedef void(\* [flexcomm\\_i2c\\_slave\\_irq\\_handler\\_t](#) )(I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Typedef for slave interrupt handler.*

##### Enumerations

- enum [i2c\\_slave\\_address\\_register\\_t](#) {  
    [kI2C\\_SlaveAddressRegister0](#) = 0U,  
    [kI2C\\_SlaveAddressRegister1](#) = 1U,  
    [kI2C\\_SlaveAddressRegister2](#) = 2U,  
    [kI2C\\_SlaveAddressRegister3](#) = 3U }  
*I2C slave address register.*
- enum [i2c\\_slave\\_address\\_qual\\_mode\\_t](#) {  
    [kI2C\\_QualModeMask](#) = 0U,  
    [kI2C\\_QualModeExtend](#) }  
*I2C slave address match options.*
- enum [i2c\\_slave\\_bus\\_speed\\_t](#)  
*I2C slave bus speed options.*
- enum [i2c\\_slave\\_transfer\\_event\\_t](#) {

```

kI2C_SlaveAddressMatchEvent = 0x01U,
kI2C_SlaveTransmitEvent = 0x02U,
kI2C_SlaveReceiveEvent = 0x04U,
kI2C_SlaveCompletionEvent = 0x20U,
kI2C_SlaveDeselectedEvent,
kI2C_SlaveAllEvents }

```

*Set of events sent to the callback for non blocking slave transfers.*

- enum `i2c_slave_fsm_t`

*I2C slave software finite state machine states.*

## Slave initialization and deinitialization

- void `I2C_SlaveGetDefaultConfig` (`i2c_slave_config_t` \*slaveConfig)  
*Provides a default configuration for the I2C slave peripheral.*
- `status_t I2C_SlaveInit` (`I2C_Type` \*base, const `i2c_slave_config_t` \*slaveConfig, `uint32_t` srcClock\_Hz)  
*Initializes the I2C slave peripheral.*
- void `I2C_SlaveSetAddress` (`I2C_Type` \*base, `i2c_slave_address_register_t` addressRegister, `uint8_t` address, bool addressDisable)  
*Configures Slave Address n register.*
- void `I2C_SlaveDeinit` (`I2C_Type` \*base)  
*Deinitializes the I2C slave peripheral.*
- static void `I2C_SlaveEnable` (`I2C_Type` \*base, bool enable)  
*Enables or disables the I2C module as slave.*

## Slave status

- static void `I2C_SlaveClearStatusFlags` (`I2C_Type` \*base, `uint32_t` statusMask)  
*Clears the I2C status flag state.*

## Slave bus operations

- `status_t I2C_SlaveWriteBlocking` (`I2C_Type` \*base, const `uint8_t` \*txBuff, `size_t` txSize)  
*Performs a polling send transfer on the I2C bus.*
- `status_t I2C_SlaveReadBlocking` (`I2C_Type` \*base, `uint8_t` \*rxBuff, `size_t` rxSize)  
*Performs a polling receive transfer on the I2C bus.*

## Slave non-blocking

- void `I2C_SlaveTransferCreateHandle` (`I2C_Type` \*base, `i2c_slave_handle_t` \*handle, `i2c_slave_transfer_callback_t` callback, void \*userData)  
*Creates a new handle for the I2C slave non-blocking APIs.*
- `status_t I2C_SlaveTransferNonBlocking` (`I2C_Type` \*base, `i2c_slave_handle_t` \*handle, `uint32_t` eventMask)  
*Starts accepting slave transfers.*
- `status_t I2C_SlaveSetSendBuffer` (`I2C_Type` \*base, volatile `i2c_slave_transfer_t` \*transfer, const void \*txData, `size_t` txSize, `uint32_t` eventMask)  
*Starts accepting master read from slave requests.*

- [status\\_t I2C\\_SlaveSetReceiveBuffer](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, void \*rxData, size\_t rxSize, uint32\_t eventMask)  
*Starts accepting master write to slave requests.*
- static uint32\_t [I2C\\_SlaveGetReceivedAddress](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer)  
*Returns the slave address sent by the I2C master.*
- void [I2C\\_SlaveTransferAbort](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Aborts the slave non-blocking transfers.*
- [status\\_t I2C\\_SlaveTransferGetCount](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle, size\_t \*count)  
*Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.*

## Slave IRQ handler

- void [I2C\\_SlaveTransferHandleIRQ](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Reusable routine to handle slave interrupts.*

## 46.2 Data Structure Documentation

### 46.2.1 struct i2c\_slave\_address\_t

#### Data Fields

- uint8\_t [address](#)  
*7-bit Slave address SLVADR.*
- bool [addressDisable](#)  
*Slave address disable SADISABLE.*

#### Field Documentation

(1) [uint8\\_t i2c\\_slave\\_address\\_t::address](#)

(2) [bool i2c\\_slave\\_address\\_t::addressDisable](#)

### 46.2.2 struct i2c\_slave\_config\_t

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the [I2C\\_SlaveGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

#### Data Fields

- [i2c\\_slave\\_address\\_t address0](#)  
*Slave's 7-bit address and disable.*
- [i2c\\_slave\\_address\\_t address1](#)  
*Alternate slave 7-bit address and disable.*
- [i2c\\_slave\\_address\\_t address2](#)



- *Alternate slave 7-bit address and disable.*  
• `i2c_slave_address_t address3`
- *Alternate slave 7-bit address and disable.*  
• `i2c_slave_address_qual_mode_t qualMode`
- *Qualify mode for slave address 0.*  
• `uint8_t qualAddress`
- *Slave address qualifier for address 0.*  
• `i2c_slave_bus_speed_t busSpeed`
- *Slave bus speed mode.*  
• `bool enableSlave`
- *Enable slave mode.*

### Field Documentation

- (1) `i2c_slave_address_t i2c_slave_config_t::address0`
- (2) `i2c_slave_address_t i2c_slave_config_t::address1`
- (3) `i2c_slave_address_t i2c_slave_config_t::address2`
- (4) `i2c_slave_address_t i2c_slave_config_t::address3`
- (5) `i2c_slave_address_qual_mode_t i2c_slave_config_t::qualMode`
- (6) `uint8_t i2c_slave_config_t::qualAddress`
- (7) `i2c_slave_bus_speed_t i2c_slave_config_t::busSpeed`

If the slave function stretches SCL to allow for software response, it must provide sufficient data setup time to the master before releasing the stretched clock. This is accomplished by inserting one clock time of CLKDIV at that point. The `busSpeed` value is used to configure CLKDIV such that one clock time is greater than the tSU;DAT value noted in the I2C bus specification for the I2C mode that is being used. If the `busSpeed` mode is unknown at compile time, use the longest data setup time `kI2C_SlaveStandardMode` (250 ns)

- (8) `bool i2c_slave_config_t::enableSlave`

### 46.2.3 struct i2c\_slave\_transfer\_t

#### Data Fields

- `i2c_slave_handle_t * handle`  
*Pointer to handle that contains this transfer.*
- `i2c_slave_transfer_event_t event`  
*Reason the callback is being invoked.*
- `uint8_t receivedAddress`  
*Matching address send by master.*
- `uint32_t eventMask`  
*Mask of enabled events.*
- `uint8_t * rxData`

- *Transfer buffer for receive data.*  
const uint8\_t \* [txData](#)
- *Transfer buffer for transmit data.*  
size\_t [txSize](#)
- *Transfer size.*  
size\_t [rxSize](#)
- *Transfer size.*  
size\_t [transferredCount](#)
- *Number of bytes transferred during this transfer.*  
[status\\_t](#) [completionStatus](#)
- *Success or error code describing how the transfer completed.*

### Field Documentation

- (1) [i2c\\_slave\\_handle\\_t](#)\* [i2c\\_slave\\_transfer\\_t::handle](#)
- (2) [i2c\\_slave\\_transfer\\_event\\_t](#) [i2c\\_slave\\_transfer\\_t::event](#)
- (3) [uint8\\_t](#) [i2c\\_slave\\_transfer\\_t::receivedAddress](#)  
7-bits plus R/nW bit0
- (4) [uint32\\_t](#) [i2c\\_slave\\_transfer\\_t::eventMask](#)
- (5) [size\\_t](#) [i2c\\_slave\\_transfer\\_t::transferredCount](#)
- (6) [status\\_t](#) [i2c\\_slave\\_transfer\\_t::completionStatus](#)

Only applies for [kI2C\\_SlaveCompletionEvent](#).

## 46.2.4 struct [i2c\\_slave\\_handle](#)

I2C slave handle typedef.

Note

The contents of this structure are private and subject to change.

### Data Fields

- volatile [i2c\\_slave\\_transfer\\_t](#) [transfer](#)  
*I2C slave transfer.*
- volatile bool [isBusy](#)  
*Whether transfer is busy.*
- volatile [i2c\\_slave\\_fsm\\_t](#) [slaveFsm](#)  
*slave transfer state machine.*
- [i2c\\_slave\\_transfer\\_callback\\_t](#) [callback](#)  
*Callback function called at transfer event.*

- void \* [userData](#)  
Callback parameter passed to callback.

### Field Documentation

- (1) volatile i2c\_slave\_transfer\_t i2c\_slave\_handle\_t::transfer
- (2) volatile bool i2c\_slave\_handle\_t::isBusy
- (3) volatile i2c\_slave\_fsm\_t i2c\_slave\_handle\_t::slaveFsm
- (4) i2c\_slave\_transfer\_callback\_t i2c\_slave\_handle\_t::callback
- (5) void\* i2c\_slave\_handle\_t::userData

## 46.3 Typedef Documentation

### 46.3.1 typedef void(\* i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, volatile i2c\_slave\_transfer\_t \*transfer, void \*userData)

This callback is used only for the slave non-blocking transfer API. To install a callback, use the I2C\_SlaveSetCallback() function after you have created a handle.

Parameters

<i>base</i>	Base address for the I2C instance on which the event occurred.
<i>transfer</i>	Pointer to transfer descriptor containing values passed to and/or from the callback.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

### 46.3.2 typedef void(\* flexcomm\_i2c\_master\_irq\_handler\_t)(I2C\_Type \*base, i2c\_master\_handle\_t \*handle)

### 46.3.3 typedef void(\* flexcomm\_i2c\_slave\_irq\_handler\_t)(I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)

## 46.4 Enumeration Type Documentation

### 46.4.1 enum i2c\_slave\_address\_register\_t

Enumerator

- kI2C\_SlaveAddressRegister0*** Slave Address 0 register.
- kI2C\_SlaveAddressRegister1*** Slave Address 1 register.
- kI2C\_SlaveAddressRegister2*** Slave Address 2 register.
- kI2C\_SlaveAddressRegister3*** Slave Address 3 register.

### 46.4.2 enum i2c\_slave\_address\_qual\_mode\_t

Enumerator

***kI2C\_QualModeMask*** The SLVQUAL0 field (qualAddress) is used as a logical mask for matching address0.

***kI2C\_QualModeExtend*** The SLVQUAL0 (qualAddress) field is used to extend address 0 matching in a range of addresses.

### 46.4.3 enum i2c\_slave\_bus\_speed\_t

### 46.4.4 enum i2c\_slave\_transfer\_event\_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [I2C\\_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

***kI2C\_SlaveAddressMatchEvent*** Received the slave address after a start or repeated start.

***kI2C\_SlaveTransmitEvent*** Callback is requested to provide data to transmit (slave-transmitter role).

***kI2C\_SlaveReceiveEvent*** Callback is requested to provide a buffer in which to place received data (slave-receiver role).

***kI2C\_SlaveCompletionEvent*** All data in the active transfer have been consumed.

***kI2C\_SlaveDeselectedEvent*** The slave function has become deselected (SLVSEL flag changing from 1 to 0).

***kI2C\_SlaveAllEvents*** Bit mask of all available events.

## 46.5 Function Documentation

### 46.5.1 void I2C\_SlaveGetDefaultConfig ( i2c\_slave\_config\_t \* slaveConfig )

This function provides the following default configuration for the I2C slave peripheral:

```
* slaveConfig->enableSlave = true;
* slaveConfig->address0.disable = false;
* slaveConfig->address0.address = 0u;
* slaveConfig->address1.disable = true;
* slaveConfig->address2.disable = true;
* slaveConfig->address3.disable = true;
* slaveConfig->busSpeed = kI2C_SlaveStandardMode;
*
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with [I2C\\_SlaveInit\(\)](#). Be sure to override at least the *address0.address* member of the configuration structure with the desired slave address.

Parameters

out	<i>slaveConfig</i>	User provided configuration structure that is set to default values. Refer to <a href="#">i2c_slave_config_t</a> .
-----	--------------------	--------------------------------------------------------------------------------------------------------------------

#### 46.5.2 **status\_t I2C\_SlaveInit ( I2C\_Type \* *base*, const i2c\_slave\_config\_t \* *slaveConfig*, uint32\_t *srcClock\_Hz* )**

This function enables the peripheral clock and initializes the I2C slave peripheral as described by the user provided configuration.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>slaveConfig</i>	User provided peripheral configuration. Use <a href="#">I2C_SlaveGetDefaultConfig()</a> to get a set of defaults that you can override.
<i>srcClock_Hz</i>	Frequency in Hertz of the I2C functional clock. Used to calculate CLKDIV value to provide enough data setup time for master when slave stretches the clock.

#### 46.5.3 **void I2C\_SlaveSetAddress ( I2C\_Type \* *base*, i2c\_slave\_address\_register\_t *addressRegister*, uint8\_t *address*, bool *addressDisable* )**

This function writes new value to Slave Address register.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>address-Register</i>	The module supports multiple address registers. The parameter determines which one shall be changed.
<i>address</i>	The slave address to be stored to the address register for matching.
<i>addressDisable</i>	Disable matching of the specified address register.

#### 46.5.4 void I2C\_SlaveDeinit ( I2C\_Type \* *base* )

This function disables the I2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

## Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

#### 46.5.5 static void I2C\_SlaveEnable ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>enable</i>	True to enable or false to disable.

#### 46.5.6 static void I2C\_SlaveClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]

The following status register flags can be cleared:

- slave deselected flag

Attempts to clear other flags has no effect.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of <code>_i2c_slave_flags</code> enumerators OR'd together. You may pass the result of a previous call to <code>I2C_SlaveGetStatusFlags()</code> .

## See Also

`_i2c_slave_flags`.

#### 46.5.7 status\_t I2C\_SlaveWriteBlocking ( I2C\_Type \* *base*, const uint8\_t \* *txBuff*, size\_t *txSize* )

The function executes blocking address phase and blocking data phase.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.

## Returns

kStatus\_Success Data has been sent.

kStatus\_Fail Unexpected slave state (master data write while master read from slave is expected).

#### 46.5.8 **status\_t I2C\_SlaveReadBlocking ( I2C\_Type \* *base*, uint8\_t \* *rxBuff*, size\_t *rxSize* )**

The function executes blocking address phase and blocking data phase.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>rxBuff</i>	The pointer to the data to be transferred.
<i>rxSize</i>	The length in bytes of the data to be transferred.

## Returns

kStatus\_Success Data has been received.

kStatus\_Fail Unexpected slave state (master data read while master write to slave is expected).

#### 46.5.9 **void I2C\_SlaveTransferCreateHandle ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, i2c\_slave\_transfer\_callback\_t *callback*, void \* *userData* )**

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C\\_SlaveTransferAbort\(\)](#) API shall be called.

## Parameters



	<i>base</i>	The I2C peripheral base address.
out	<i>handle</i>	Pointer to the I2C slave driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

#### 46.5.10 **status\_t I2C\_SlaveTransferNonBlocking ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, uint32\_t *eventMask* )**

Call this API after calling [I2C\\_SlaveInit\(\)](#) and [I2C\\_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to [I2C\\_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

If no slave Tx transfer is busy, a master read from slave request invokes [kI2C\\_SlaveTransmitEvent](#) callback. If no slave Rx transfer is busy, a master write to slave request invokes [kI2C\\_SlaveReceiveEvent](#) callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

##### Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to <a href="#">i2c_slave_handle_t</a> structure which stores the transfer state.
<i>eventMask</i>	Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events.

##### Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<i>kStatus_I2C_Busy</i>	Slave transfers have already been started on this handle.

#### 46.5.11 **status\_t I2C\_SlaveSetSendBuffer ( I2C\_Type \* *base*, volatile i2c\_slave\_transfer\_t \* *transfer*, const void \* *txData*, size\_t *txSize*, uint32\_t *eventMask* )**

The function can be called in response to [kI2C\\_SlaveTransmitEvent](#) callback to start a new slave Tx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>transfer</i>	Pointer to <a href="#">i2c_slave_transfer_t</a> structure.
<i>txData</i>	Pointer to data to send to master.
<i>txSize</i>	Size of txData in bytes.
<i>eventMask</i>	Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events.

Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<a href="#">kStatus_I2C_Busy</a>	Slave transfers have already been started on this handle.

#### 46.5.12 **status\_t I2C\_SlaveSetReceiveBuffer ( I2C\_Type \* *base*, volatile i2c\_slave\_transfer\_t \* *transfer*, void \* *rxData*, size\_t *rxSize*, uint32\_t *eventMask* )**

The function can be called in response to [kI2C\\_SlaveReceiveEvent](#) callback to start a new slave Rx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient

way to enable all events.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>transfer</i>	Pointer to <a href="#">i2c_slave_transfer_t</a> structure.
<i>rxData</i>	Pointer to data to store data from master.
<i>rxSize</i>	Size of rxData in bytes.
<i>eventMask</i>	Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events.

## Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<a href="#">kStatus_I2C_Busy</a>	Slave transfers have already been started on this handle.

#### 46.5.13 static uint32\_t I2C\_SlaveGetReceivedAddress ( I2C\_Type \* *base*, volatile [i2c\\_slave\\_transfer\\_t](#) \* *transfer* ) [inline], [static]

This function should only be called from the address match event callback [kI2C\\_SlaveAddressMatch-Event](#).

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>transfer</i>	The I2C slave transfer.

## Returns

The 8-bit address matched by the I2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

#### 46.5.14 void I2C\_SlaveTransferAbort ( I2C\_Type \* *base*, [i2c\\_slave\\_handle\\_t](#) \* *handle* )

## Note

This API could be called at any time to stop slave for handling the bus events.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to i2c_slave_handle_t structure which stores the transfer state.

## Return values

<i>kStatus_Success</i>	
<i>kStatus_I2C_Idle</i>	

#### 46.5.15 status\_t I2C\_SlaveTransferGetCount ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, size\_t \* *count* )

## Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_slave_handle_t structure.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

## Return values

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

#### 46.5.16 void I2C\_SlaveTransferHandleIRQ ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle* )

## Note

This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

## Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to <code>i2c_slave_handle_t</code> structure which stores the transfer state.

## Chapter 47

### I2c\_dma\_driver

#### 47.1 Overview

##### Data Structures

- struct [i2c\\_master\\_dma\\_handle\\_t](#)  
*I2C master dma transfer structure. [More...](#)*

##### Macros

- #define [I2C\\_MAX\\_DMA\\_TRANSFER\\_COUNT](#) 1024  
*Maximum length of single DMA transfer (determined by capability of the DMA engine)*

##### Typedefs

- typedef void(\* [i2c\\_master\\_dma\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*I2C master dma transfer callback typedef.*
- typedef void(\* [flexcomm\\_i2c\\_dma\\_master\\_irq\\_handler\\_t](#) )(I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle)  
*Typedef for master dma handler.*

##### Driver version

- #define [FSL\\_I2C\\_DMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 3, 1))  
*I2C DMA driver version.*

#### I2C Block DMA Transfer Operation

- void [I2C\\_MasterTransferCreateHandleDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, [i2c\\_master\\_dma\\_transfer\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*dmaHandle)  
*Init the I2C handle which is used in transactional functions.*
- [status\\_t](#) [I2C\\_MasterTransferDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, i2c\_master\_transfer\_t \*xfer)  
*Performs a master dma non-blocking transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterTransferGetCountDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, size\_t \*count)  
*Get master transfer status during a dma non-blocking transfer.*
- void [I2C\\_MasterTransferAbortDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle)  
*Abort a master dma non-blocking transfer in a early time.*

## 47.2 Data Structure Documentation

### 47.2.1 struct \_i2c\_master\_dma\_handle

I2C master dma handle typedef.

#### Data Fields

- uint8\_t [state](#)  
*Transfer state machine current state.*
- uint32\_t [transferCount](#)  
*Indicates progress of the transfer.*
- uint32\_t [remainingBytesDMA](#)  
*Remaining byte count to be transferred using DMA.*
- uint8\_t \* [buf](#)  
*Buffer pointer for current state.*
- bool [checkAddrNack](#)  
*Whether to check the nack signal is detected during addressing.*
- dma\_handle\_t \* [dmaHandle](#)  
*The DMA handler used.*
- i2c\_master\_transfer\_t [transfer](#)  
*Copy of the current transfer info.*
- i2c\_master\_dma\_transfer\_callback\_t [completionCallback](#)  
*Callback function called after dma transfer finished.*
- void \* [userData](#)  
*Callback parameter passed to callback function.*

#### Field Documentation

- (1) uint8\_t i2c\_master\_dma\_handle\_t::state
- (2) uint32\_t i2c\_master\_dma\_handle\_t::remainingBytesDMA
- (3) uint8\_t\* i2c\_master\_dma\_handle\_t::buf
- (4) bool i2c\_master\_dma\_handle\_t::checkAddrNack
- (5) dma\_handle\_t\* i2c\_master\_dma\_handle\_t::dmaHandle
- (6) i2c\_master\_transfer\_t i2c\_master\_dma\_handle\_t::transfer
- (7) i2c\_master\_dma\_transfer\_callback\_t i2c\_master\_dma\_handle\_t::completionCallback
- (8) void\* i2c\_master\_dma\_handle\_t::userData

## 47.3 Macro Definition Documentation

### 47.3.1 #define FSL\_I2C\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 1))



## 47.4 Typedef Documentation

**47.4.1** `typedef void(* i2c_master_dma_transfer_callback_t)(I2C_Type *base,  
i2c_master_dma_handle_t *handle, status_t status, void *userData)`

**47.4.2** `typedef void(* flexcomm_i2c_dma_master_irq_handler_t)(I2C_Type *base,  
i2c_master_dma_handle_t *handle)`

## 47.5 Function Documentation

**47.5.1** `void I2C_MasterTransferCreateHandleDMA ( I2C_Type * base,  
i2c_master_dma_handle_t * handle, i2c_master_dma_transfer_callback_t  
callback, void * userData, dma_handle_t * dmaHandle )`

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure
<i>callback</i>	pointer to user callback function
<i>userData</i>	user param passed to the callback function
<i>dmaHandle</i>	DMA handle pointer

**47.5.2** `status_t I2C_MasterTransferDMA ( I2C_Type * base, i2c_-  
master_dma_handle_t * handle, i2c_master_transfer_t * xfer  
)`

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure
<i>xfer</i>	pointer to transfer structure of i2c_master_transfer_t

Return values

<i>kStatus_Success</i>	Sucessfully complete the data transmission.
------------------------	---------------------------------------------

<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive Nak during transfer.

#### 47.5.3 **status\_t I2C\_MasterTransferGetCountDMA ( I2C\_Type \* *base*, i2c\_master\_dma\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

#### 47.5.4 **void I2C\_MasterTransferAbortDMA ( I2C\_Type \* *base*, i2c\_master\_dma\_handle\_t \* *handle* )**

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure

# Chapter 48

## I2C FreeRTOS Driver

### 48.1 Overview

#### Data Structures

- struct [i2c\\_rtos\\_handle\\_t](#)  
*I2C FreeRTOS handle. [More...](#)*

#### Driver version

- #define [FSL\\_I2C\\_FREERTOS\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 8))  
*I2C FreeRTOS driver version 2.0.8.*

#### I2C RTOS Operation

- [status\\_t](#) [I2C\\_RTOS\\_Init](#) ([i2c\\_rtos\\_handle\\_t](#) \*handle, [I2C\\_Type](#) \*base, const [i2c\\_master\\_config\\_t](#) \*masterConfig, [uint32\\_t](#) srcClock\_Hz)  
*Initializes I2C.*
- [status\\_t](#) [I2C\\_RTOS\\_Deinit](#) ([i2c\\_rtos\\_handle\\_t](#) \*handle)  
*Deinitializes the I2C.*
- [status\\_t](#) [I2C\\_RTOS\\_Transfer](#) ([i2c\\_rtos\\_handle\\_t](#) \*handle, [i2c\\_master\\_transfer\\_t](#) \*transfer)  
*Performs I2C transfer.*

### 48.2 Data Structure Documentation

#### 48.2.1 struct [i2c\\_rtos\\_handle\\_t](#)

##### Data Fields

- [I2C\\_Type](#) \* [base](#)  
*I2C base address.*
- [i2c\\_master\\_handle\\_t](#) [drv\\_handle](#)  
*A handle of the underlying driver, treated as opaque by the RTOS layer.*
- [status\\_t](#) [async\\_status](#)  
*Transactional state of the underlying driver.*
- [SemaphoreHandle\\_t](#) [mutex](#)  
*A mutex to lock the handle during a transfer.*
- [SemaphoreHandle\\_t](#) [semaphore](#)  
*A semaphore to notify and unblock task when the transfer ends.*

### 48.3 Macro Definition Documentation

**48.3.1 #define FSL\_I2C\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 8))**

### 48.4 Function Documentation

**48.4.1 status\_t I2C\_RTOS\_Init ( i2c\_rtos\_handle\_t \* *handle*, I2C\_Type \* *base*, const i2c\_master\_config\_t \* *masterConfig*, uint32\_t *srcClock\_Hz* )**

This function initializes the I2C module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS I2C handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the I2C instance to initialize.
<i>masterConfig</i>	Configuration structure to set-up I2C in master mode.
<i>srcClock_Hz</i>	Frequency of input clock of the I2C module.

Returns

status of the operation.

**48.4.2 status\_t I2C\_RTOS\_Deinit ( i2c\_rtos\_handle\_t \* *handle* )**

This function deinitializes the I2C module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS I2C handle.
---------------	----------------------

**48.4.3 status\_t I2C\_RTOS\_Transfer ( i2c\_rtos\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *transfer* )**

This function performs an I2C transfer according to data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS I2C handle.
<i>transfer</i>	Structure specifying the transfer parameters.

## Returns

status of the operation.

# Chapter 49

## I2s\_driver

### 49.1 Overview

#### Files

- file [fsl\\_i2s.h](#)

#### Data Structures

- struct [i2s\\_config\\_t](#)  
*I2S configuration structure. [More...](#)*
- struct [i2s\\_transfer\\_t](#)  
*Buffer to transfer from or receive audio data into. [More...](#)*
- struct [i2s\\_handle\\_t](#)  
*Members not to be accessed / modified outside of the driver. [More...](#)*

#### Macros

- #define [I2S\\_NUM\\_BUFFERS](#) (4U)  
*Number of buffers .*

#### Typedefs

- typedef void(\* [i2s\\_transfer\\_callback\\_t](#) )(I2S\_Type \*base, [i2s\\_handle\\_t](#) \*handle, [status\\_t](#) completionStatus, void \*userData)  
*Callback function invoked from transactional API on completion of a single buffer transfer.*

#### Enumerations

- enum {  
[kStatus\\_I2S\\_BufferComplete](#),  
[kStatus\\_I2S\\_Done](#) = MAKE\_STATUS(kStatusGroup\_I2S, 1),  
[kStatus\\_I2S\\_Busy](#) }  
*\_i2s\_status I2S status codes.*
- enum [i2s\\_flags\\_t](#) {  
[kI2S\\_TxErrorFlag](#) = I2S\_FIFOINTENSET\_TXERR\_MASK,  
[kI2S\\_TxLevelFlag](#) = I2S\_FIFOINTENSET\_TXLVL\_MASK,  
[kI2S\\_RxErrorFlag](#) = I2S\_FIFOINTENSET\_RXERR\_MASK,  
[kI2S\\_RxLevelFlag](#) = I2S\_FIFOINTENSET\_RXLVL\_MASK }  
*I2S flags.*
- enum [i2s\\_master\\_slave\\_t](#) {  
[kI2S\\_MasterSlaveNormalSlave](#) = 0x0,  
[kI2S\\_MasterSlaveWsSyncMaster](#) = 0x1,  
[kI2S\\_MasterSlaveExtSckMaster](#) = 0x2,

- `kI2S_MasterSlaveNormalMaster = 0x3 }`  
*Master / slave mode.*
- enum `i2s_mode_t` {  
`kI2S_ModeI2sClassic = 0x0`,  
`kI2S_ModeDspWs50 = 0x1`,  
`kI2S_ModeDspWsShort = 0x2`,  
`kI2S_ModeDspWsLong = 0x3 }`  
*I2S mode.*
- enum {  
`kI2S_SecondaryChannel1 = 0U`,  
`kI2S_SecondaryChannel2 = 1U`,  
`kI2S_SecondaryChannel3 = 2U }`  
*\_i2s\_secondary\_channel I2S secondary channel.*

## Driver version

- #define `FSL_I2S_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))`  
*I2S driver version 2.3.2.*

## Initialization and deinitialization

- void `I2S_TxInit` (`I2S_Type *base`, const `i2s_config_t *config`)  
*Initializes the FLEXCOMM peripheral for I2S transmit functionality.*
- void `I2S_RxInit` (`I2S_Type *base`, const `i2s_config_t *config`)  
*Initializes the FLEXCOMM peripheral for I2S receive functionality.*
- void `I2S_TxGetDefaultConfig` (`i2s_config_t *config`)  
*Sets the I2S Tx configuration structure to default values.*
- void `I2S_RxGetDefaultConfig` (`i2s_config_t *config`)  
*Sets the I2S Rx configuration structure to default values.*
- void `I2S_Deinit` (`I2S_Type *base`)  
*De-initializes the I2S peripheral.*
- void `I2S_SetBitClockRate` (`I2S_Type *base`, `uint32_t sourceClockHz`, `uint32_t sampleRate`, `uint32_t bitWidth`, `uint32_t channelNumbers`)  
*Transmitter/Receiver bit clock rate configurations.*

## Non-blocking API

- void `I2S_TxTransferCreateHandle` (`I2S_Type *base`, `i2s_handle_t *handle`, `i2s_transfer_callback_t callback`, void \*userData)  
*Initializes handle for transfer of audio data.*
- `status_t I2S_TxTransferNonBlocking` (`I2S_Type *base`, `i2s_handle_t *handle`, `i2s_transfer_t transfer`)  
*Begins or queue sending of the given data.*
- void `I2S_TxTransferAbort` (`I2S_Type *base`, `i2s_handle_t *handle`)  
*Aborts sending of data.*
- void `I2S_RxTransferCreateHandle` (`I2S_Type *base`, `i2s_handle_t *handle`, `i2s_transfer_callback_t callback`, void \*userData)  
*Initializes handle for reception of audio data.*

- [status\\_t I2S\\_RxTransferNonBlocking](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, [i2s\\_transfer\\_t](#) transfer)  
*Begins or queue reception of data into given buffer.*
- void [I2S\\_RxTransferAbort](#) (I2S\_Type \*base, i2s\_handle\_t \*handle)  
*Aborts receiving of data.*
- [status\\_t I2S\\_TransferGetCount](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, size\_t \*count)  
*Returns number of bytes transferred so far.*
- [status\\_t I2S\\_TransferGetErrorCount](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, size\_t \*count)  
*Returns number of buffer underruns or overruns.*

## Enable / disable

- static void [I2S\\_Enable](#) (I2S\_Type \*base)  
*Enables I2S operation.*
- void [I2S\\_EnableSecondaryChannel](#) (I2S\_Type \*base, uint32\_t channel, bool oneChannel, uint32\_t position)  
*Enables I2S secondary channel.*
- static void [I2S\\_DisableSecondaryChannel](#) (I2S\_Type \*base, uint32\_t channel)  
*Disables I2S secondary channel.*
- static void [I2S\\_Disable](#) (I2S\_Type \*base)  
*Disables I2S operation.*

## Interrupts

- static void [I2S\\_EnableInterrupts](#) (I2S\_Type \*base, uint32\_t interruptMask)  
*Enables I2S FIFO interrupts.*
- static void [I2S\\_DisableInterrupts](#) (I2S\_Type \*base, uint32\_t interruptMask)  
*Disables I2S FIFO interrupts.*
- static uint32\_t [I2S\\_GetEnabledInterrupts](#) (I2S\_Type \*base)  
*Returns the set of currently enabled I2S FIFO interrupts.*
- [status\\_t I2S\\_EmptyTxFifo](#) (I2S\_Type \*base)  
*Flush the valid data in TX fifo.*
- void [I2S\\_TxHandleIRQ](#) (I2S\_Type \*base, i2s\_handle\_t \*handle)  
*Invoked from interrupt handler when transmit FIFO level decreases.*
- void [I2S\\_RxHandleIRQ](#) (I2S\_Type \*base, i2s\_handle\_t \*handle)  
*Invoked from interrupt handler when receive FIFO level decreases.*

## 49.2 Data Structure Documentation

### 49.2.1 struct i2s\_config\_t

#### Data Fields

- [i2s\\_master\\_slave\\_t masterSlave](#)  
*Master / slave configuration.*
- [i2s\\_mode\\_t mode](#)  
*I2S mode.*
- bool [rightLow](#)  
*Right channel data in low portion of FIFO.*



- bool [leftJust](#)  
*Left justify data in FIFO.*
- bool [pdmData](#)  
*Data source is the D-Mic subsystem.*
- bool [sckPol](#)  
*SCK polarity.*
- bool [wsPol](#)  
*WS polarity.*
- uint16\_t [divider](#)  
*Flexcomm function clock divider (1 - 4096)*
- bool [oneChannel](#)  
*true mono, false stereo*
- uint8\_t [dataLength](#)  
*Data length (4 - 32)*
- uint16\_t [frameLength](#)  
*Frame width (4 - 512)*
- uint16\_t [position](#)  
*Data position in the frame.*
- uint8\_t [watermark](#)  
*FIFO trigger level.*
- bool [txEmptyZero](#)  
*Transmit zero when buffer becomes empty or last item.*
- bool [pack48](#)  
*Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)*

### 49.2.2 struct i2s\_transfer\_t

#### Data Fields

- uint8\_t \* [data](#)  
*Pointer to data buffer.*
- size\_t [dataSize](#)  
*Buffer size in bytes.*

#### Field Documentation

(1) `uint8_t* i2s_transfer_t::data`

(2) `size_t i2s_transfer_t::dataSize`

### 49.2.3 struct \_i2s\_handle

Transactional state of the initialized transfer or receive I2S operation.

#### Data Fields

- volatile uint32\_t [state](#)

- *State of transfer.*  
• [i2s\\_transfer\\_callback\\_t](#) completionCallback  
*Callback function pointer.*
- void \* [userData](#)  
*Application data passed to callback.*
- bool [oneChannel](#)  
*true mono, false stereo*
- uint8\_t [dataLength](#)  
*Data length (4 - 32)*
- bool [pack48](#)  
*Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)*
- uint8\_t [watermark](#)  
*FIFO trigger level.*
- bool [useFifo48H](#)  
*When dataLength 17-24: true use FIFOWR48H, false use FIFOWR.*
- volatile [i2s\\_transfer\\_t](#) [i2sQueue](#) [[I2S\\_NUM\\_BUFFERS](#)]  
*Transfer queue storing transfer buffers.*
- volatile uint8\_t [queueUser](#)  
*Queue index where user's next transfer will be stored.*
- volatile uint8\_t [queueDriver](#)  
*Queue index of buffer actually used by the driver.*
- volatile uint32\_t [errorCount](#)  
*Number of buffer underruns/overruns.*
- volatile uint32\_t [transferCount](#)  
*Number of bytes transferred.*

## 49.3 Macro Definition Documentation

49.3.1 **#define FSL\_I2S\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 2))**

49.3.2 **#define I2S\_NUM\_BUFFERS (4U)**

## 49.4 Typedef Documentation

49.4.1 **typedef void(\* i2s\_transfer\_callback\_t)(I2S\_Type \*base, i2s\_handle\_t \*handle, status\_t completionStatus, void \*userData)**

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to I2S transaction.

<i>completion-Status</i>	status of the transaction.
<i>userData</i>	optional pointer to user arguments data.

## 49.5 Enumeration Type Documentation

### 49.5.1 anonymous enum

Enumerator

***kStatus\_I2S\_BufferComplete*** Transfer from/into a single buffer has completed.

***kStatus\_I2S\_Done*** All buffers transfers have completed.

***kStatus\_I2S\_Busy*** Already performing a transfer and cannot queue another buffer.

### 49.5.2 enum i2s\_flags\_t

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

***kI2S\_TxErrorFlag*** TX error interrupt.

***kI2S\_TxLevelFlag*** TX level interrupt.

***kI2S\_RxErrorFlag*** RX error interrupt.

***kI2S\_RxLevelFlag*** RX level interrupt.

### 49.5.3 enum i2s\_master\_slave\_t

Enumerator

***kI2S\_MasterSlaveNormalSlave*** Normal slave.

***kI2S\_MasterSlaveWsSyncMaster*** WS synchronized master.

***kI2S\_MasterSlaveExtSckMaster*** Master using existing SCK.

***kI2S\_MasterSlaveNormalMaster*** Normal master.

### 49.5.4 enum i2s\_mode\_t

Enumerator

***kI2S\_ModeI2sClassic*** I2S classic mode.

***kI2S\_ModeDspWs50*** DSP mode, WS having 50% duty cycle.

***kI2S\_ModeDspWsShort*** DSP mode, WS having one clock long pulse.

***kI2S\_ModeDspWsLong*** DSP mode, WS having one data slot long pulse.

### 49.5.5 anonymous enum

Enumerator

*kI2S\_SecondaryChannel1* secondary channel 1  
*kI2S\_SecondaryChannel2* secondary channel 2  
*kI2S\_SecondaryChannel3* secondary channel 3

## 49.6 Function Documentation

### 49.6.1 void I2S\_TxInit ( I2S\_Type \* *base*, const i2s\_config\_t \* *config* )

Ungates the FLEXCOMM clock and configures the module for I2S transmission using a configuration structure. The configuration structure can be custom filled or set with default values by [I2S\\_TxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the I2S driver.

Parameters

<i>base</i>	I2S base pointer.
<i>config</i>	pointer to I2S configuration structure.

### 49.6.2 void I2S\_RxInit ( I2S\_Type \* *base*, const i2s\_config\_t \* *config* )

Ungates the FLEXCOMM clock and configures the module for I2S receive using a configuration structure. The configuration structure can be custom filled or set with default values by [I2S\\_RxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the I2S driver.

Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

<i>config</i>	pointer to I2S configuration structure.
---------------	-----------------------------------------

### 49.6.3 void I2S\_TxGetDefaultConfig ( i2s\_config\_t \* *config* )

This API initializes the configuration structure for use in [I2S\\_TxInit\(\)](#). The initialized structure can remain unchanged in [I2S\\_TxInit\(\)](#), or it can be modified before calling [I2S\\_TxInit\(\)](#). Example:

```
i2s_config_t config;
I2S_TxGetDefaultConfig(&config);
```

Default values:

```
* config->masterSlave = kI2S_MasterSlaveNormalMaster;
* config->mode = kI2S_ModeI2sClassic;
* config->rightLow = false;
* config->leftJust = false;
* config->pdmData = false;
* config->sckPol = false;
* config->wsPol = false;
* config->divider = 1;
* config->oneChannel = false;
* config->dataLength = 16;
* config->frameLength = 32;
* config->position = 0;
* config->watermark = 4;
* config->txEmptyZero = true;
* config->pack48 = false;
*
```

Parameters

<i>config</i>	pointer to I2S configuration structure.
---------------	-----------------------------------------

### 49.6.4 void I2S\_RxGetDefaultConfig ( i2s\_config\_t \* *config* )

This API initializes the configuration structure for use in [I2S\\_RxInit\(\)](#). The initialized structure can remain unchanged in [I2S\\_RxInit\(\)](#), or it can be modified before calling [I2S\\_RxInit\(\)](#). Example:

```
i2s_config_t config;
I2S_RxGetDefaultConfig(&config);
```

Default values:

```
* config->masterSlave = kI2S_MasterSlaveNormalSlave;
* config->mode = kI2S_ModeI2sClassic;
* config->rightLow = false;
* config->leftJust = false;
* config->pdmData = false;
```

```

*  config->sckPol = false;
*  config->wsPol = false;
*  config->divider = 1;
*  config->oneChannel = false;
*  config->dataLength = 16;
*  config->frameLength = 32;
*  config->position = 0;
*  config->watermark = 4;
*  config->txEmptyZero = false;
*  config->pack48 = false;
*

```

## Parameters

<i>config</i>	pointer to I2S configuration structure.
---------------	-----------------------------------------

#### 49.6.5 void I2S\_Deinit ( I2S\_Type \* *base* )

This API gates the FLEXCOMM clock. The I2S module can't operate unless I2S\_TxInit or I2S\_RxInit is called to enable the clock.

## Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

#### 49.6.6 void I2S\_SetBitClockRate ( I2S\_Type \* *base*, uint32\_t *sourceClockHz*, uint32\_t *sampleRate*, uint32\_t *bitWidth*, uint32\_t *channelNumbers* )

## Parameters

<i>base</i>	SAI base pointer.
<i>sourceClockHz</i>	bit clock source frequency.
<i>sampleRate</i>	audio data sample rate.
<i>bitWidth</i>	audio data bitWidth.
<i>channel-Numbers</i>	audio channel numbers.

#### 49.6.7 void I2S\_TxTransferCreateHandle ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_callback\_t *callback*, void \* *userData* )

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

#### 49.6.8 status\_t I2S\_TxTransferNonBlocking ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.

## Return values

<i>kStatus_Success</i>	
<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with unsent buffers.

#### 49.6.9 void I2S\_TxTransferAbort ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

#### 49.6.10 void I2S\_RxTransferCreateHandle ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_callback\_t *callback*, void \* *userData* )

## Parameters

---

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

#### 49.6.11 **status\_t I2S\_RxTransferNonBlocking ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )**

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with buffers which are not full.

#### 49.6.12 **void I2S\_RxTransferAbort ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )**

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

#### 49.6.13 **status\_t I2S\_TransferGetCount ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

	<i>base</i>	I2S base pointer.
	<i>handle</i>	pointer to handle structure.
out	<i>count</i>	number of bytes transferred so far by the non-blocking transaction.



Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferInProgress</i>	there is no non-blocking transaction currently in progress.

#### 49.6.14 **status\_t I2S\_TransferGetErrorCount ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

	<i>base</i>	I2S base pointer.
	<i>handle</i>	pointer to handle structure.
out	<i>count</i>	number of transmit errors encountered so far by the non-blocking transaction.

Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferInProgress</i>	there is no non-blocking transaction currently in progress.

#### 49.6.15 **static void I2S\_Enable ( I2S\_Type \* *base* ) [inline], [static]**

Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

#### 49.6.16 **void I2S\_EnableSecondaryChannel ( I2S\_Type \* *base*, uint32\_t *channel*, bool *oneChannel*, uint32\_t *position* )**

Parameters

<i>base</i>	I2S base pointer.
<i>channel</i>	secondary channel channel number, reference <code>_i2s_secondary_channel</code> .
<i>oneChannel</i>	true is treated as single channel, functionality left channel for this pair.
<i>position</i>	define the location within the frame of the data, should not bigger than 0x1FFU.

**49.6.17 static void I2S\_DisableSecondaryChannel ( I2S\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

<i>base</i>	I2S base pointer.
<i>channel</i>	secondary channel channel number, reference <code>_i2s_secondary_channel</code> .

**49.6.18 static void I2S\_Disable ( I2S\_Type \* *base* ) [inline], [static]**

Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

**49.6.19 static void I2S\_EnableInterrupts ( I2S\_Type \* *base*, uint32\_t *interruptMask* ) [inline], [static]**

Parameters

<i>base</i>	I2S base pointer.
<i>interruptMask</i>	bit mask of interrupts to enable. See <a href="#">i2s_flags_t</a> for the set of constants that should be OR'd together to form the bit mask.

**49.6.20 static void I2S\_DisableInterrupts ( I2S\_Type \* *base*, uint32\_t *interruptMask* ) [inline], [static]**

Parameters

<i>base</i>	I2S base pointer.
<i>interruptMask</i>	bit mask of interrupts to enable. See <a href="#">i2s_flags_t</a> for the set of constants that should be OR'd together to form the bit mask.

**49.6.21**   `static uint32_t I2S_GetEnabledInterrupts ( I2S_Type * base ) [inline],  
[static]`

## Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

## Returns

A bitmask composed of [i2s\\_flags\\_t](#) enumerators OR'd together to indicate the set of enabled interrupts.

**49.6.22 status\_t I2S\_EmptyTxFifo ( I2S\_Type \* *base* )**

## Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

## Returns

kStatus\_Fail empty TX fifo failed, kStatus\_Success empty tx fifo success.

**49.6.23 void I2S\_TxHandleIRQ ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )**

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

**49.6.24 void I2S\_RxHandleIRQ ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )**

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

# Chapter 50

## I2s\_dma\_driver

### 50.1 Overview

#### Data Structures

- struct [i2s\\_dma\\_handle\\_t](#)  
*i2s dma handle [More...](#)*

#### Typedefs

- typedef void(\* [i2s\\_dma\\_transfer\\_callback\\_t](#))(I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, [status\\_t](#) completionStatus, void \*userData)  
*Callback function invoked from DMA API on completion.*

#### Driver version

- #define [FSL\\_I2S\\_DMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 3, 2))  
*I2S DMA driver version 2.3.2.*

#### DMA API

- void [I2S\\_TxTransferCreateHandleDMA](#) (I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, [dma\\_handle\\_t](#) \*dmaHandle, [i2s\\_dma\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes handle for transfer of audio data.*
- [status\\_t](#) [I2S\\_TxTransferSendDMA](#) (I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, [i2s\\_transfer\\_t](#) transfer)  
*Begins or queue sending of the given data.*
- void [I2S\\_TransferAbortDMA](#) (I2S\_Type \*base, i2s\_dma\_handle\_t \*handle)  
*Aborts transfer of data.*
- void [I2S\\_RxTransferCreateHandleDMA](#) (I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, [dma\\_handle\\_t](#) \*dmaHandle, [i2s\\_dma\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes handle for reception of audio data.*
- [status\\_t](#) [I2S\\_RxTransferReceiveDMA](#) (I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, [i2s\\_transfer\\_t](#) transfer)  
*Begins or queue reception of data into given buffer.*
- void [I2S\\_DMACallback](#) ([dma\\_handle\\_t](#) \*handle, void \*userData, bool transferDone, uint32\_t tcds)  
*Invoked from DMA interrupt handler.*
- void [I2S\\_TransferInstallLoopDMADescriptorMemory](#) (i2s\_dma\_handle\_t \*handle, void \*dmaDescriptorAddr, size\_t dmaDescriptorNum)  
*Install DMA descriptor memory for loop transfer only.*
- [status\\_t](#) [I2S\\_TransferSendLoopDMA](#) (I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, [i2s\\_transfer\\_t](#) \*xfer, uint32\_t loopTransferCount)  
*Send link transfer data using DMA.*

- [status\\_t I2S\\_TransferReceiveLoopDMA](#) (I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, i2s\_transfer\_t \*xfer, uint32\_t loopTransferCount)  
*Receive link transfer data using DMA.*

## 50.2 Data Structure Documentation

### 50.2.1 struct \_i2s\_dma\_handle

Members not to be accessed / modified outside of the driver.

#### Data Fields

- uint32\_t [state](#)  
*Internal state of I2S DMA transfer.*
- uint8\_t [bytesPerFrame](#)  
*bytes per frame*
- [i2s\\_dma\\_transfer\\_callback\\_t completionCallback](#)  
*Callback function pointer.*
- void \* [userData](#)  
*Application data passed to callback.*
- [dma\\_handle\\_t \\* dmaHandle](#)  
*DMA handle.*
- volatile [i2s\\_transfer\\_t i2sQueue](#) [I2S\_NUM\_BUFFERS]  
*Transfer queue storing transfer buffers.*
- volatile uint8\_t [queueUser](#)  
*Queue index where user's next transfer will be stored.*
- volatile uint8\_t [queueDriver](#)  
*Queue index of buffer actually used by the driver.*
- [dma\\_descriptor\\_t \\* i2sLoopDMADescriptor](#)  
*descriptor pool pointer*
- size\_t [i2sLoopDMADescriptorNum](#)  
*number of descriptor in descriptors pool*

## 50.3 Macro Definition Documentation

### 50.3.1 #define FSL\_I2S\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 2))

## 50.4 Typedef Documentation

### 50.4.1 typedef void(\* i2s\_dma\_transfer\_callback\_t)(I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, status\_t completionStatus, void \*userData)

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to I2S transaction.
<i>completion-Status</i>	status of the transaction.
<i>userData</i>	optional pointer to user arguments data.

## 50.5 Function Documentation

**50.5.1 void I2S\_TxTransferCreateHandleDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, dma\_handle\_t \* *dmaHandle*, i2s\_dma\_transfer\_callback\_t *callback*, void \* *userData* )**

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>dmaHandle</i>	pointer to dma handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

**50.5.2 status\_t I2S\_TxTransferSendDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )**

## Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.

## Return values

<i>kStatus_Success</i>	
------------------------	--

<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with unsent buffers.
-------------------------	------------------------------------------------------

**50.5.3 void I2S\_TransferAbortDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle* )**

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

**50.5.4 void I2S\_RxTransferCreateHandleDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, dma\_handle\_t \* *dmaHandle*, i2s\_dma\_transfer\_callback\_t *callback*, void \* *userData* )**

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>dmaHandle</i>	pointer to dma handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

**50.5.5 status\_t I2S\_RxTransferReceiveDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )**

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.



Return values

<i>kStatus_Success</i>	
<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with buffers which are not full.

#### 50.5.6 void I2S\_DMACallback ( dma\_handle\_t \* *handle*, void \* *userData*, bool *transferDone*, uint32\_t *tcds* )

Parameters

<i>handle</i>	pointer to DMA handle structure.
<i>userData</i>	argument for user callback.
<i>transferDone</i>	if transfer was done.
<i>tcds</i>	

#### 50.5.7 void I2S\_TransferInstallLoopDMADescriptorMemory ( i2s\_dma\_handle\_t \* *handle*, void \* *dmaDescriptorAddr*, size\_t *dmaDescriptorNum* )

This function used to register DMA descriptor memory for the i2s loop dma transfer.

It must be called before I2S\_TransferSendLoopDMA/I2S\_TransferReceiveLoopDMA and after I2S\_Rx-TransferCreateHandleDMA/I2S\_TxTransferCreateHandleDMA.

User should be take care about the address of DMA descriptor pool which required align with 16BYTE at least.

Parameters

<i>handle</i>	Pointer to i2s DMA transfer handle.
<i>dma-Descriptor-Addr</i>	DMA descriptor start address.
<i>dma-DescriptorNum</i>	DMA descriptor number.

### 50.5.8 **status\_t I2S\_TransferSendLoopDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, i2s\_transfer\_t \* *xfer*, uint32\_t *loopTransferCount* )**

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

This function support loop transfer, such as A->B->...->A, the loop transfer chain will be converted into a chain of descriptor and submit to dma. Application must be aware of that the more counts of the loop transfer, then more DMA descriptor memory required, user can use function I2S\_InstallDMADescriptorMemory to register the dma descriptor memory.

As the DMA support maximum 1024 transfer count, so application must be aware of that this transfer function support maximum 1024 samples in each transfer, otherwise assert error or error status will be returned. Once the loop transfer start, application can use function I2S\_TransferAbortDMA to stop the loop transfer.

#### Parameters

<i>base</i>	I2S peripheral base address.
<i>handle</i>	Pointer to usart_dma_handle_t structure.
<i>xfer</i>	I2S DMA transfer structure. See <a href="#">i2s_transfer_t</a> .
<i>loopTransferCount</i>	loop count

#### Return values

<i>kStatus_Success</i>	
------------------------	--

### 50.5.9 **status\_t I2S\_TransferReceiveLoopDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, i2s\_transfer\_t \* *xfer*, uint32\_t *loopTransferCount* )**

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

This function support loop transfer, such as A->B->...->A, the loop transfer chain will be converted into a chain of descriptor and submit to dma. Application must be aware of that the more counts of the loop transfer, then more DMA descriptor memory required, user can use function I2S\_InstallDMADescriptorMemory to register the dma descriptor memory.

As the DMA support maximum 1024 transfer count, so application must be aware of that this transfer function support maximum 1024 samples in each transfer, otherwise assert error or error status will be returned. Once the loop transfer start, application can use function I2S\_TransferAbortDMA to stop the loop transfer.

## Parameters

<i>base</i>	I2S peripheral base address.
<i>handle</i>	Pointer to <code>usart_dma_handle_t</code> structure.
<i>xfer</i>	I2S DMA transfer structure. See <a href="#">i2s_transfer_t</a> .
<i>loopTransfer-Count</i>	loop count

## Return values

<i>kStatus_Success</i>	
------------------------	--

# Chapter 51

## Spi\_driver

### 51.1 Overview

#### Files

- file [fsl\\_spi.h](#)

#### Data Structures

- struct [spi\\_delay\\_config\\_t](#)  
*SPI delay time configure structure. [More...](#)*
- struct [spi\\_master\\_config\\_t](#)  
*SPI master user configure structure. [More...](#)*
- struct [spi\\_slave\\_config\\_t](#)  
*SPI slave user configure structure. [More...](#)*
- struct [spi\\_transfer\\_t](#)  
*SPI transfer structure. [More...](#)*
- struct [spi\\_half\\_duplex\\_transfer\\_t](#)  
*SPI half-duplex(master only) transfer structure. [More...](#)*
- struct [spi\\_config\\_t](#)  
*Internal configuration structure used in 'spi' and 'spi\_dma' driver. [More...](#)*
- struct [spi\\_master\\_handle\\_t](#)  
*SPI transfer handle structure. [More...](#)*

#### Macros

- #define [SPI\\_DUMMYDATA](#) (0xFFU)  
*SPI dummy transfer data, the data is sent while txBuff is NULL.*
- #define [SPI\\_RETRY\\_TIMES](#) 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/  
*Retry times for waiting flag.*

#### Typedefs

- typedef [spi\\_master\\_handle\\_t](#) [spi\\_slave\\_handle\\_t](#)  
*Slave handle type.*
- typedef void(\* [spi\\_master\\_callback\\_t](#) )(SPI\_Type \*base, [spi\\_master\\_handle\\_t](#) \*handle, [status\\_t](#) status, void \*userData)  
*SPI master callback for finished transmit.*
- typedef void(\* [spi\\_slave\\_callback\\_t](#) )(SPI\_Type \*base, [spi\\_slave\\_handle\\_t](#) \*handle, [status\\_t](#) status, void \*userData)  
*SPI slave callback for finished transmit.*
- typedef void(\* [flexcomm\\_spi\\_master\\_irq\\_handler\\_t](#) )(SPI\_Type \*base, [spi\\_master\\_handle\\_t](#) \*handle)  
*Typedef for master interrupt handler.*

- typedef void(\* flexcomm\_spi\_slave\_irq\_handler\_t )(SPI\_Type \*base, spi\_slave\_handle\_t \*handle)  
*Typedef for slave interrupt handler.*

## Enumerations

- enum spi\_xfer\_option\_t {  
    kSPI\_FrameDelay = (SPI\_FIFOWR\_EOF\_MASK),  
    kSPI\_FrameAssert = (SPI\_FIFOWR\_EOT\_MASK) }  
    *SPI transfer option.*
- enum spi\_shift\_direction\_t {  
    kSPI\_MsbFirst = 0U,  
    kSPI\_LsbFirst = 1U }  
    *SPI data shifter direction options.*
- enum spi\_clock\_polarity\_t {  
    kSPI\_ClockPolarityActiveHigh = 0x0U,  
    kSPI\_ClockPolarityActiveLow }  
    *SPI clock polarity configuration.*
- enum spi\_clock\_phase\_t {  
    kSPI\_ClockPhaseFirstEdge = 0x0U,  
    kSPI\_ClockPhaseSecondEdge }  
    *SPI clock phase configuration.*
- enum spi\_txfifo\_watermark\_t {  
    kSPI\_TxFifo0 = 0,  
    kSPI\_TxFifo1 = 1,  
    kSPI\_TxFifo2 = 2,  
    kSPI\_TxFifo3 = 3,  
    kSPI\_TxFifo4 = 4,  
    kSPI\_TxFifo5 = 5,  
    kSPI\_TxFifo6 = 6,  
    kSPI\_TxFifo7 = 7 }  
    *txFIFO watermark values*
- enum spi\_rxfifo\_watermark\_t {  
    kSPI\_RxFifo1 = 0,  
    kSPI\_RxFifo2 = 1,  
    kSPI\_RxFifo3 = 2,  
    kSPI\_RxFifo4 = 3,  
    kSPI\_RxFifo5 = 4,  
    kSPI\_RxFifo6 = 5,  
    kSPI\_RxFifo7 = 6,  
    kSPI\_RxFifo8 = 7 }  
    *rxFIFO watermark values*
- enum spi\_data\_width\_t {

```

kSPI_Data4Bits = 3,
kSPI_Data5Bits = 4,
kSPI_Data6Bits = 5,
kSPI_Data7Bits = 6,
kSPI_Data8Bits = 7,
kSPI_Data9Bits = 8,
kSPI_Data10Bits = 9,
kSPI_Data11Bits = 10,
kSPI_Data12Bits = 11,
kSPI_Data13Bits = 12,
kSPI_Data14Bits = 13,
kSPI_Data15Bits = 14,
kSPI_Data16Bits = 15 }
    Transfer data width.
• enum spi_ssel_t {
    kSPI_Ssel0 = 0,
    kSPI_Ssel1 = 1,
    kSPI_Ssel2 = 2,
    kSPI_Ssel3 = 3 }
    Slave select.
• enum spi_spol_t
    ssel polarity
• enum {
    kStatus_SPI_Busy = MAKE_STATUS(kStatusGroup_LPC_SPI, 0),
    kStatus_SPI_Idle = MAKE_STATUS(kStatusGroup_LPC_SPI, 1),
    kStatus_SPI_Error = MAKE_STATUS(kStatusGroup_LPC_SPI, 2),
    kStatus_SPI_BaudrateNotSupport,
    kStatus_SPI_Timeout = MAKE_STATUS(kStatusGroup_LPC_SPI, 4) }
    SPI transfer status.
• enum _spi_interrupt_enable {
    kSPI_RxLvlIrq = SPI_FIFOINTENSET_RXLVL_MASK,
    kSPI_TxLvlIrq = SPI_FIFOINTENSET_TXLVL_MASK }
    SPI interrupt sources.
• enum _spi_statusflags {
    kSPI_TxEmptyFlag = SPI_FIFOSTAT_TXEMPTY_MASK,
    kSPI_TxNotFullFlag = SPI_FIFOSTAT_TXNOTFULL_MASK,
    kSPI_RxNotEmptyFlag = SPI_FIFOSTAT_RXNOTEMPTY_MASK,
    kSPI_RxFullFlag = SPI_FIFOSTAT_RXFULL_MASK }
    SPI status flags.

```

## Variables

- volatile uint8\_t s\_dummyData []  
*SPI default SSEL COUNT.*

## Driver version

- #define `FSL_SPI_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 1)`)  
*SPI driver version.*

## 51.2 Data Structure Documentation

### 51.2.1 struct spi\_delay\_config\_t

Note: The DLY register controls several programmable delays related to SPI signalling, it stands for how many SPI clock time will be inserted. The maximum value of these delay time is 15.

#### Data Fields

- uint8\_t `preDelay`  
*Delay between SSEL assertion and the beginning of transfer.*
- uint8\_t `postDelay`  
*Delay between the end of transfer and SSEL deassertion.*
- uint8\_t `frameDelay`  
*Delay between frame to frame.*
- uint8\_t `transferDelay`  
*Delay between transfer to transfer.*

#### Field Documentation

- (1) `uint8_t spi_delay_config_t::preDelay`
- (2) `uint8_t spi_delay_config_t::postDelay`
- (3) `uint8_t spi_delay_config_t::frameDelay`
- (4) `uint8_t spi_delay_config_t::transferDelay`

### 51.2.2 struct spi\_master\_config\_t

#### Data Fields

- bool `enableLoopback`  
*Enable loopback for test purpose.*
- bool `enableMaster`  
*Enable SPI at initialization time.*
- `spi_clock_polarity_t` `polarity`  
*Clock polarity.*
- `spi_clock_phase_t` `phase`  
*Clock phase.*
- `spi_shift_direction_t` `direction`  
*MSB or LSB.*
- uint32\_t `baudRate_Bps`

- *Baud Rate for SPI in Hz.*  
• [spi\\_data\\_width\\_t dataWidth](#)  
*Width of the data.*
- [spi\\_ssel\\_t sselNum](#)  
*Slave select number.*
- [spi\\_spol\\_t sselPol](#)  
*Configure active CS polarity.*
- [uint8\\_t txWatermark](#)  
*txFIFO watermark*
- [uint8\\_t rxWatermark](#)  
*rxFIFO watermark*
- [spi\\_delay\\_config\\_t delayConfig](#)  
*Delay configuration.*

## Field Documentation

(1) [spi\\_delay\\_config\\_t spi\\_master\\_config\\_t::delayConfig](#)

### 51.2.3 struct spi\_slave\_config\_t

#### Data Fields

- [bool enableSlave](#)  
*Enable SPI at initialization time.*
- [spi\\_clock\\_polarity\\_t polarity](#)  
*Clock polarity.*
- [spi\\_clock\\_phase\\_t phase](#)  
*Clock phase.*
- [spi\\_shift\\_direction\\_t direction](#)  
*MSB or LSB.*
- [spi\\_data\\_width\\_t dataWidth](#)  
*Width of the data.*
- [spi\\_spol\\_t sselPol](#)  
*Configure active CS polarity.*
- [uint8\\_t txWatermark](#)  
*txFIFO watermark*
- [uint8\\_t rxWatermark](#)  
*rxFIFO watermark*

### 51.2.4 struct spi\_transfer\_t

#### Data Fields

- [uint8\\_t \\* txData](#)  
*Send buffer.*
- [uint8\\_t \\* rxData](#)  
*Receive buffer.*
- [uint32\\_t configFlags](#)



- *Additional option to control transfer, [spi\\_xfer\\_option\\_t](#).*
- `size_t` [dataSize](#)  
*Transfer bytes.*

### Field Documentation

(1) `uint32_t spi_transfer_t::configFlags`

## 51.2.5 struct spi\_half\_duplex\_transfer\_t

### Data Fields

- `uint8_t * txData`  
*Send buffer.*
- `uint8_t * rxData`  
*Receive buffer.*
- `size_t txDataSize`  
*Transfer bytes for transmit.*
- `size_t rxDataSize`  
*Transfer bytes.*
- `uint32_t configFlags`  
*Transfer configuration flags, [spi\\_xfer\\_option\\_t](#).*
- `bool isPcsAssertInTransfer`  
*If PCS pin keep assert between transmit and receive.*
- `bool isTransmitFirst`  
*True for transmit first and false for receive first.*

### Field Documentation

(1) `uint32_t spi_half_duplex_transfer_t::configFlags`

(2) `bool spi_half_duplex_transfer_t::isPcsAssertInTransfer`

true for assert and false for deassert.

(3) `bool spi_half_duplex_transfer_t::isTransmitFirst`

## 51.2.6 struct spi\_config\_t

## 51.2.7 struct \_spi\_master\_handle

Master handle type.

### Data Fields

- `uint8_t *volatile txData`  
*Transfer buffer.*

- `uint8_t *volatile rxData`  
*Receive buffer.*
- `volatile size_t txRemainingBytes`  
*Number of data to be transmitted [in bytes].*
- `volatile size_t rxRemainingBytes`  
*Number of data to be received [in bytes].*
- `volatile int8_t toReceiveCount`  
*The number of data expected to receive in data width.*
- `size_t totalByteCount`  
*A number of transfer bytes.*
- `volatile uint32_t state`  
*SPI internal state.*
- `spi_master_callback_t callback`  
*SPI callback.*
- `void * userData`  
*Callback parameter.*
- `uint8_t dataWidth`  
*Width of the data [Valid values: 1 to 16].*
- `uint8_t sselNum`  
*Slave select number to be asserted when transferring data [Valid values: 0 to 3].*
- `uint32_t configFlags`  
*Additional option to control transfer.*
- `uint8_t txWatermark`  
*txFIFO watermark*
- `uint8_t rxWatermark`  
*rxFIFO watermark*

## Field Documentation

### (1) `volatile int8_t spi_master_handle_t::toReceiveCount`

Since the received count and sent count should be the same to complete the transfer, if the sent count is x and the received count is y, toReceiveCount is x-y.

## 51.3 Macro Definition Documentation

### 51.3.1 `#define FSL_SPI_DRIVER_VERSION (MAKE_VERSION(2, 2, 1))`

### 51.3.2 `#define SPI_DUMMYDATA (0xFFU)`

### 51.3.3 `#define SPI_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */`

## 51.4 Typedef Documentation

**51.4.1** `typedef void(* flexcomm_spi_master_irq_handler_t)(SPI_Type *base, spi_master_handle_t *handle)`

**51.4.2** `typedef void(* flexcomm_spi_slave_irq_handler_t)(SPI_Type *base, spi_slave_handle_t *handle)`

## 51.5 Enumeration Type Documentation

### 51.5.1 `enum spi_xfer_option_t`

Enumerator

***kSPI\_FrameDelay*** A delay may be inserted, defined in the DLY register.

***kSPI\_FrameAssert*** SSEL will be deasserted at the end of a transfer.

### 51.5.2 `enum spi_shift_direction_t`

Enumerator

***kSPI\_MsbFirst*** Data transfers start with most significant bit.

***kSPI\_LsbFirst*** Data transfers start with least significant bit.

### 51.5.3 `enum spi_clock_polarity_t`

Enumerator

***kSPI\_ClockPolarityActiveHigh*** Active-high SPI clock (idles low).

***kSPI\_ClockPolarityActiveLow*** Active-low SPI clock (idles high).

### 51.5.4 `enum spi_clock_phase_t`

Enumerator

***kSPI\_ClockPhaseFirstEdge*** First edge on SCK occurs at the middle of the first cycle of a data transfer.

***kSPI\_ClockPhaseSecondEdge*** First edge on SCK occurs at the start of the first cycle of a data transfer.

### 51.5.5 enum spi\_txfifo\_watermark\_t

Enumerator

***kSPI\_TxFifo0*** SPI tx watermark is empty.  
***kSPI\_TxFifo1*** SPI tx watermark at 1 item.  
***kSPI\_TxFifo2*** SPI tx watermark at 2 items.  
***kSPI\_TxFifo3*** SPI tx watermark at 3 items.  
***kSPI\_TxFifo4*** SPI tx watermark at 4 items.  
***kSPI\_TxFifo5*** SPI tx watermark at 5 items.  
***kSPI\_TxFifo6*** SPI tx watermark at 6 items.  
***kSPI\_TxFifo7*** SPI tx watermark at 7 items.

### 51.5.6 enum spi\_rxfifo\_watermark\_t

Enumerator

***kSPI\_RxFifo1*** SPI rx watermark at 1 item.  
***kSPI\_RxFifo2*** SPI rx watermark at 2 items.  
***kSPI\_RxFifo3*** SPI rx watermark at 3 items.  
***kSPI\_RxFifo4*** SPI rx watermark at 4 items.  
***kSPI\_RxFifo5*** SPI rx watermark at 5 items.  
***kSPI\_RxFifo6*** SPI rx watermark at 6 items.  
***kSPI\_RxFifo7*** SPI rx watermark at 7 items.  
***kSPI\_RxFifo8*** SPI rx watermark at 8 items.

### 51.5.7 enum spi\_data\_width\_t

Enumerator

***kSPI\_Data4Bits*** 4 bits data width  
***kSPI\_Data5Bits*** 5 bits data width  
***kSPI\_Data6Bits*** 6 bits data width  
***kSPI\_Data7Bits*** 7 bits data width  
***kSPI\_Data8Bits*** 8 bits data width  
***kSPI\_Data9Bits*** 9 bits data width  
***kSPI\_Data10Bits*** 10 bits data width  
***kSPI\_Data11Bits*** 11 bits data width  
***kSPI\_Data12Bits*** 12 bits data width  
***kSPI\_Data13Bits*** 13 bits data width  
***kSPI\_Data14Bits*** 14 bits data width  
***kSPI\_Data15Bits*** 15 bits data width  
***kSPI\_Data16Bits*** 16 bits data width

### 51.5.8 enum spi\_ssel\_t

Enumerator

*kSPI\_Ssel0* Slave select 0.  
*kSPI\_Ssel1* Slave select 1.  
*kSPI\_Ssel2* Slave select 2.  
*kSPI\_Ssel3* Slave select 3.

### 51.5.9 anonymous enum

Enumerator

*kStatus\_SPI\_Busy* SPI bus is busy.  
*kStatus\_SPI\_Idle* SPI is idle.  
*kStatus\_SPI\_Error* SPI error.  
*kStatus\_SPI\_BaudrateNotSupport* Baudrate is not support in current clock source.  
*kStatus\_SPI\_Timeout* SPI timeout polling status flags.

### 51.5.10 enum \_spi\_interrupt\_enable

Enumerator

*kSPI\_RxLvllrq* Rx level interrupt.  
*kSPI\_TxLvllrq* Tx level interrupt.

### 51.5.11 enum \_spi\_statusflags

Enumerator

*kSPI\_TxEmptyFlag* txFifo is empty  
*kSPI\_TxNotFullFlag* txFifo is not full  
*kSPI\_RxNotEmptyFlag* rxFIFO is not empty  
*kSPI\_RxFullFlag* rxFIFO is full

## 51.6 Variable Documentation

### 51.6.1 volatile uint8\_t s\_dummyData[]

Global variable for dummy data value setting.

# Chapter 52

## Spi\_dma\_driver

### 52.1 Overview

#### Files

- file [fsl\\_spi\\_dma.h](#)

#### Data Structures

- struct [spi\\_dma\\_handle\\_t](#)  
*SPI DMA transfer handle, users should not touch the content of the handle. [More...](#)*

#### Typedefs

- typedef void(\* [spi\\_dma\\_callback\\_t](#))(SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*SPI DMA callback called at the end of transfer.*

#### Driver version

- #define [FSL\\_SPI\\_DMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 2))  
*SPI DMA driver version 2.1.1.*

#### DMA Transactional

- [status\\_t SPI\\_MasterTransferCreateHandleDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_dma\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*txHandle, [dma\\_handle\\_t](#) \*rxHandle)  
*Initialize the SPI master DMA handle.*
- [status\\_t SPI\\_MasterTransferDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_transfer\\_t](#) \*xfer)  
*Perform a non-blocking SPI transfer using DMA.*
- [status\\_t SPI\\_MasterHalfDuplexTransferDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_half\\_duplex\\_transfer\\_t](#) \*xfer)  
*Transfers a block of data using a DMA method.*
- static [status\\_t SPI\\_SlaveTransferCreateHandleDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_dma\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*txHandle, [dma\\_handle\\_t](#) \*rxHandle)  
*Initialize the SPI slave DMA handle.*
- static [status\\_t SPI\\_SlaveTransferDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_transfer\\_t](#) \*xfer)  
*Perform a non-blocking SPI transfer using DMA.*
- void [SPI\\_MasterTransferAbortDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle)  
*Abort a SPI transfer using DMA.*
- [status\\_t SPI\\_MasterTransferGetCountDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, size\_t \*count)

- *Gets the master DMA transfer remaining bytes.*
- static void [SPI\\_SlaveTransferAbortDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle)  
*Abort a SPI transfer using DMA.*
- static [status\\_t SPI\\_SlaveTransferGetCountDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, size\_t \*count)  
*Gets the slave DMA transfer remaining bytes.*

## 52.2 Data Structure Documentation

### 52.2.1 struct \_spi\_dma\_handle

#### Data Fields

- volatile bool [txInProgress](#)  
*Send transfer finished.*
- volatile bool [rxInProgress](#)  
*Receive transfer finished.*
- [dma\\_handle\\_t](#) \* [txHandle](#)  
*DMA handler for SPI send.*
- [dma\\_handle\\_t](#) \* [rxHandle](#)  
*DMA handler for SPI receive.*
- uint8\_t [bytesPerFrame](#)  
*Bytes in a frame for SPI transfer.*
- [spi\\_dma\\_callback\\_t](#) [callback](#)  
*Callback for SPI DMA transfer.*
- void \* [userData](#)  
*User Data for SPI DMA callback.*
- uint32\_t [state](#)  
*Internal state of SPI DMA transfer.*
- size\_t [transferSize](#)  
*Bytes need to be transfer.*

## 52.3 Macro Definition Documentation

### 52.3.1 #define FSL\_SPI\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 2))

## 52.4 Typedef Documentation

### 52.4.1 typedef void(\* spi\_dma\_callback\_t)(SPI\_Type \*base, spi\_dma\_handle\_t \*handle, status\_t status, void \*userData)

## 52.5 Function Documentation

**52.5.1** `status_t SPI_MasterTransferCreateHandleDMA ( SPI_Type * base,  
spi_dma_handle_t * handle, spi_dma_callback_t callback, void * userData,  
dma_handle_t * txHandle, dma_handle_t * rxHandle )`

This function initializes the SPI master DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.



## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI handle pointer.
<i>callback</i>	User callback function called at the end of a transfer.
<i>userData</i>	User data for callback.
<i>txHandle</i>	DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
<i>rxHandle</i>	DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

### 52.5.2 **status\_t SPI\_MasterTransferDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, spi\_transfer\_t \* *xfer* )**

## Note

This interface returned immediately after transfer initiates, users should call SPI\_GetTransferStatus to poll the transfer status to check whether SPI transfer finished.

## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.
<i>xfer</i>	Pointer to dma transfer structure.

## Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_SPI_Busy</i>	SPI is not idle, is running another transfer.

### 52.5.3 **status\_t SPI\_MasterHalfDuplexTransferDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, spi\_half\_duplex\_transfer\_t \* *xfer* )**

This function using polling way to do the first half transimission and using DMA way to do the srcond half transimission, the transfer mechanism is half-duplex. When do the second half transimission, code will return right away. When all data is transferred, the callback function is called.

## Parameters

<i>base</i>	SPI base pointer
<i>handle</i>	A pointer to the <code>spi_master_dma_handle_t</code> structure which stores the transfer state.
<i>xfer</i>	A pointer to the <a href="#">spi_half_duplex_transfer_t</a> structure.

## Returns

status of `status_t`.

**52.5.4 static status\_t SPI\_SlaveTransferCreateHandleDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, spi\_dma\_callback\_t *callback*, void \* *userData*, dma\_handle\_t \* *txHandle*, dma\_handle\_t \* *rxHandle* ) [inline], [static]**

This function initializes the SPI slave DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI handle pointer.
<i>callback</i>	User callback function called at the end of a transfer.
<i>userData</i>	User data for callback.
<i>txHandle</i>	DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
<i>rxHandle</i>	DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

**52.5.5 static status\_t SPI\_SlaveTransferDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, spi\_transfer\_t \* *xfer* ) [inline], [static]**

## Note

This interface returned immediately after transfer initiates, users should call `SPI_GetTransferStatus` to poll the transfer status to check whether SPI transfer finished.

## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.
<i>xfer</i>	Pointer to dma transfer structure.

## Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_SPI_Busy</i>	SPI is not idle, is running another transfer.

### 52.5.6 void SPI\_MasterTransferAbortDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle* )

## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.

### 52.5.7 status\_t SPI\_MasterTransferGetCountDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, size\_t \* *count* )

This function gets the master DMA transfer remaining bytes.

## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	A pointer to the spi_dma_handle_t structure which stores the transfer state.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

## Returns

status of status\_t.

### 52.5.8 static void SPI\_SlaveTransferAbortDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle* ) [inline], [static]

## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.

### 52.5.9 static status\_t SPI\_SlaveTransferGetCountDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, size\_t \* *count* ) [inline], [static]

This function gets the slave DMA transfer remaining bytes.

## Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	A pointer to the spi_dma_handle_t structure which stores the transfer state.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

## Returns

status of status\_t.

# Chapter 53

## Spi\_freertos\_driver

### 53.1 Overview

#### Files

- file [fsl\\_spi\\_freertos.h](#)

#### Data Structures

- struct [spi\\_rtos\\_handle\\_t](#)  
*SPI FreeRTOS handle. [More...](#)*

#### Driver version

- #define [FSL\\_SPI\\_FREERTOS\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 0))  
*SPI FreeRTOS driver version 2.1.0.*

### SPI RTOS Operation

- [status\\_t SPI\\_RTOS\\_Init](#) ([spi\\_rtos\\_handle\\_t](#) \*handle, SPI\_Type \*base, const [spi\\_master\\_config\\_t](#) \*masterConfig, uint32\_t srcClock\_Hz)  
*Initializes SPI.*
- [status\\_t SPI\\_RTOS\\_Deinit](#) ([spi\\_rtos\\_handle\\_t](#) \*handle)  
*Deinitializes the SPI.*
- [status\\_t SPI\\_RTOS\\_Transfer](#) ([spi\\_rtos\\_handle\\_t](#) \*handle, [spi\\_transfer\\_t](#) \*transfer)  
*Performs SPI transfer.*

### 53.2 Data Structure Documentation

#### 53.2.1 struct spi\_rtos\_handle\_t

#### Data Fields

- SPI\_Type \* [base](#)  
*SPI base address.*
- [spi\\_master\\_handle\\_t](#) [drv\\_handle](#)  
*Handle of the underlying driver, treated as opaque by the RTOS layer.*
- SemaphoreHandle\_t [mutex](#)  
*Mutex to lock the handle during a transfer.*
- SemaphoreHandle\_t [event](#)  
*Semaphore to notify and unblock task when transfer ends.*

### 53.3 Macro Definition Documentation

#### 53.3.1 `#define FSL_SPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))`

### 53.4 Function Documentation

#### 53.4.1 `status_t SPI_RTOS_Init ( spi_rtos_handle_t * handle, SPI_Type * base, const spi_master_config_t * masterConfig, uint32_t srcClock_Hz )`

This function initializes the SPI module and related RTOS context.

Parameters

<i>handle</i>	The RTOS SPI handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the SPI instance to initialize.
<i>masterConfig</i>	Configuration structure to set-up SPI in master mode.
<i>srcClock_Hz</i>	Frequency of input clock of the SPI module.

Returns

status of the operation.

#### 53.4.2 `status_t SPI_RTOS_Deinit ( spi_rtos_handle_t * handle )`

This function deinitializes the SPI module and related RTOS context.

Parameters

<i>handle</i>	The RTOS SPI handle.
---------------	----------------------

#### 53.4.3 `status_t SPI_RTOS_Transfer ( spi_rtos_handle_t * handle, spi_transfer_t * transfer )`

This function performs an SPI transfer according to data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS SPI handle.
<i>transfer</i>	Structure specifying the transfer parameters.

## Returns

status of the operation.

## Chapter 54

### Usart\_driver

#### 54.1 Overview

##### Data Structures

- struct [usart\\_rx\\_timeout\\_config](#)  
*USART receive timeout configuration structure. [More...](#)*
- struct [usart\\_config\\_t](#)  
*USART configuration structure. [More...](#)*
- struct [usart\\_transfer\\_t](#)  
*USART transfer structure. [More...](#)*
- struct [usart\\_handle\\_t](#)  
*USART handle structure. [More...](#)*

##### Macros

- #define [UART\\_RETRY\\_TIMES](#) 0U  
*Retry times for waiting flag.*

##### Typedefs

- typedef void(\* [usart\\_transfer\\_callback\\_t](#) )(USART\_Type \*base, usart\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*USART transfer callback function.*
- typedef void(\* [flexcomm\\_usart\\_irq\\_handler\\_t](#) )(USART\_Type \*base, usart\_handle\_t \*handle)  
*Typedef for usart interrupt handler.*

##### Enumerations

- enum {  
    [kStatus\\_USART\\_TxBusy](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 0),  
    [kStatus\\_USART\\_RxBusy](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 1),  
    [kStatus\\_USART\\_TxIdle](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 2),  
    [kStatus\\_USART\\_RxIdle](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 3),  
    [kStatus\\_USART\\_TxError](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 7),  
    [kStatus\\_USART\\_RxError](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 9),  
    [kStatus\\_USART\\_RxRingBufferOverrun](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 8),  
    [kStatus\\_USART\\_NoiseError](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 10),  
    [kStatus\\_USART\\_FramingError](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 11),  
    [kStatus\\_USART\\_ParityError](#) = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 12),  
    [kStatus\\_USART\\_BaudrateNotSupport](#) }  
*Error codes for the USART driver.*



- enum `usart_sync_mode_t` {  
`kUSART_SyncModeDisabled` = 0x0U,  
`kUSART_SyncModeSlave` = 0x2U,  
`kUSART_SyncModeMaster` = 0x3U }  
*USART synchronous mode.*
- enum `usart_parity_mode_t` {  
`kUSART_ParityDisabled` = 0x0U,  
`kUSART_ParityEven` = 0x2U,  
`kUSART_ParityOdd` = 0x3U }  
*USART parity mode.*
- enum `usart_stop_bit_count_t` {  
`kUSART_OneStopBit` = 0U,  
`kUSART_TwoStopBit` = 1U }  
*USART stop bit count.*
- enum `usart_data_len_t` {  
`kUSART_7BitsPerChar` = 0U,  
`kUSART_8BitsPerChar` = 1U }  
*USART data size.*
- enum `usart_clock_polarity_t` {  
`kUSART_RxSampleOnFallingEdge` = 0x0U,  
`kUSART_RxSampleOnRisingEdge` = 0x1U }  
*USART clock polarity configuration, used in sync mode.*
- enum `usart_txfifo_watermark_t` {  
`kUSART_TxFifo0` = 0,  
`kUSART_TxFifo1` = 1,  
`kUSART_TxFifo2` = 2,  
`kUSART_TxFifo3` = 3,  
`kUSART_TxFifo4` = 4,  
`kUSART_TxFifo5` = 5,  
`kUSART_TxFifo6` = 6,  
`kUSART_TxFifo7` = 7 }  
*txFIFO watermark values*
- enum `usart_rxfifo_watermark_t` {  
`kUSART_RxFifo1` = 0,  
`kUSART_RxFifo2` = 1,  
`kUSART_RxFifo3` = 2,  
`kUSART_RxFifo4` = 3,  
`kUSART_RxFifo5` = 4,  
`kUSART_RxFifo6` = 5,  
`kUSART_RxFifo7` = 6,  
`kUSART_RxFifo8` = 7 }  
*rxFIFO watermark values*
- enum `_usart_interrupt_enable` { ,

```

kUSART_TxIdleInterruptEnable = (USART_INTENSET_TXIDLEEN_MASK << 16U),
kUSART_CtsChangeInterruptEnable,
kUSART_RxBreakChangeInterruptEnable,
kUSART_RxStartInterruptEnable = (USART_INTENSET_STARTEN_MASK),
kUSART_FramingErrorInterruptEnable = (USART_INTENSET_FRAMERREN_MASK),
kUSART_ParityErrorInterruptEnable = (USART_INTENSET_PARITYERREN_MASK),
kUSART_NoiseErrorInterruptEnable = (USART_INTENSET_RXNOISEEN_MASK),
kUSART_AutoBaudErrorInterruptEnable = (USART_INTENSET_ABERREN_MASK),
kUSART_RxTimeoutInterruptEnable = (USART_FIFOINTENSET_RXTIMEOUT_MASK) }

```

*USART interrupt configuration structure, default settings all disabled.*

- enum `_usart_flags` {

```

kUSART_TxError = (USART_FIFOSTAT_TXERR_MASK),
kUSART_RxError = (USART_FIFOSTAT_RXERR_MASK),
kUSART_TxFifoEmptyFlag = (USART_FIFOSTAT_TXEMPTY_MASK),
kUSART_TxFifoNotFullFlag = (USART_FIFOSTAT_TXNOTFULL_MASK),
kUSART_RxFifoNotEmptyFlag = (USART_FIFOSTAT_RXNOTEMPTY_MASK),
kUSART_RxFifoFullFlag = (USART_FIFOSTAT_RXFULL_MASK),
kUSART_RxIdleFlag = (USART_STAT_RXIDLE_MASK << 16U),
kUSART_TxIdleFlag = (USART_STAT_TXIDLE_MASK << 16U),
kUSART_CtsAssertFlag = (USART_STAT_CTS_MASK << 16U),
kUSART_CtsChangeFlag = (USART_STAT_DELTACTS_MASK << 16U),
kUSART_BreakDetectFlag = (USART_STAT_RXBRK_MASK),
kUSART_BreakDetectChangeFlag = (USART_STAT_DELTARXBRK_MASK),
kUSART_RxStartFlag = (USART_STAT_START_MASK),
kUSART_FramingErrorFlag = (USART_STAT_FRAMERRINT_MASK),
kUSART_ParityErrorFlag = (USART_STAT_PARITYERRINT_MASK),
kUSART_NoiseErrorFlag = (USART_STAT_RXNOISEINT_MASK),
kUSART_AutobaudErrorFlag = (USART_STAT_ABERR_MASK),
kUSART_RxTimeoutFlag = (USART_FIFOSTAT_RXTIMEOUT_MASK) }

```

*USART status flags.*

## Functions

- uint32\_t `USART_GetInstance` (USART\_Type \*base)  
*Returns instance number for USART peripheral base address.*

## Driver version

- #define `FSL_USART_DRIVER_VERSION` (`MAKE_VERSION(2, 8, 3)`)  
*USART driver version.*

## Initialization and deinitialization

- status\_t `USART_Init` (USART\_Type \*base, const `usart_config_t` \*config, uint32\_t srcClock\_Hz)  
*Initializes a USART instance with user configuration structure and peripheral clock.*
- void `USART_CalcTimeoutConfig` (uint32\_t target\_us, uint8\_t \*rxTimeoutPrescaler, uint32\_t \*rx-Timeoutcounter, uint32\_t srcClock\_Hz)

- Calculate the USART instance RX timeout prescaler and counter.
- void [USART\\_SetRxTimeoutConfig](#) (USART\_Type \*base, const [usart\\_rx\\_timeout\\_config](#) \*config)  
*Sets the USART instance RX timeout config.*
- void [USART\\_Deinit](#) (USART\_Type \*base)  
*Deinitializes a USART instance.*
- void [USART\\_GetDefaultConfig](#) ([usart\\_config\\_t](#) \*config)  
*Gets the default configuration structure.*
- [status\\_t](#) [USART\\_SetBaudRate](#) (USART\_Type \*base, uint32\_t baudrate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the USART instance baud rate.*
- [status\\_t](#) [USART\\_Enable32kMode](#) (USART\_Type \*base, uint32\_t baudRate\_Bps, bool enableMode32k, uint32\_t srcClock\_Hz)  
*Enable 32 kHz mode which USART uses clock from the RTC oscillator as the clock source.*
- void [USART\\_Enable9bitMode](#) (USART\_Type \*base, bool enable)  
*Enable 9-bit data mode for USART.*
- static void [USART\\_SetMatchAddress](#) (USART\_Type \*base, uint8\_t address)  
*Set the USART slave address.*
- static void [USART\\_EnableMatchAddress](#) (USART\_Type \*base, bool match)  
*Enable the USART match address feature.*

## Status

- static uint32\_t [USART\\_GetStatusFlags](#) (USART\_Type \*base)  
*Get USART status flags.*
- static void [USART\\_ClearStatusFlags](#) (USART\_Type \*base, uint32\_t mask)  
*Clear USART status flags.*

## Interrupts

- static void [USART\\_EnableInterrupts](#) (USART\_Type \*base, uint32\_t mask)  
*Enables USART interrupts according to the provided mask.*
- static void [USART\\_DisableInterrupts](#) (USART\_Type \*base, uint32\_t mask)  
*Disables USART interrupts according to a provided mask.*
- static uint32\_t [USART\\_GetEnabledInterrupts](#) (USART\_Type \*base)  
*Returns enabled USART interrupts.*
- static void [USART\\_EnableTxDMA](#) (USART\_Type \*base, bool enable)  
*Enable DMA for Tx.*
- static void [USART\\_EnableRxDMA](#) (USART\_Type \*base, bool enable)  
*Enable DMA for Rx.*
- static void [USART\\_EnableCTS](#) (USART\_Type \*base, bool enable)  
*Enable CTS.*
- static void [USART\\_EnableContinuousSCLK](#) (USART\_Type \*base, bool enable)  
*Continuous Clock generation.*
- static void [USART\\_EnableAutoClearSCLK](#) (USART\_Type \*base, bool enable)  
*Enable Continuous Clock generation bit auto clear.*
- static void [USART\\_SetRxFifoWatermark](#) (USART\_Type \*base, uint8\_t water)  
*Sets the rx FIFO watermark.*
- static void [USART\\_SetTxFifoWatermark](#) (USART\_Type \*base, uint8\_t water)  
*Sets the tx FIFO watermark.*

## Bus Operations

- static void [USART\\_WriteByte](#) (USART\_Type \*base, uint8\_t data)  
*Writes to the FIFOWR register.*
- static uint8\_t [USART\\_ReadByte](#) (USART\_Type \*base)  
*Reads the FIFORD register directly.*
- static uint8\_t [USART\\_GetRxFifoCount](#) (USART\_Type \*base)  
*Gets the rx FIFO data count.*
- static uint8\_t [USART\\_GetTxFifoCount](#) (USART\_Type \*base)  
*Gets the tx FIFO data count.*
- void [USART\\_SendAddress](#) (USART\_Type \*base, uint8\_t address)  
*Transmit an address frame in 9-bit data mode.*
- [status\\_t USART\\_WriteBlocking](#) (USART\_Type \*base, const uint8\_t \*data, size\_t length)  
*Writes to the TX register using a blocking method.*
- [status\\_t USART\\_ReadBlocking](#) (USART\_Type \*base, uint8\_t \*data, size\_t length)  
*Read RX data register using a blocking method.*

## Transactional

- [status\\_t USART\\_TransferCreateHandle](#) (USART\_Type \*base, usart\_handle\_t \*handle, [usart\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the USART handle.*
- [status\\_t USART\\_TransferSendNonBlocking](#) (USART\_Type \*base, usart\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer)  
*Transmits a buffer of data using the interrupt method.*
- void [USART\\_TransferStartRingBuffer](#) (USART\_Type \*base, usart\_handle\_t \*handle, uint8\_t \*ringBuffer, size\_t ringBufferSize)  
*Sets up the RX ring buffer.*
- void [USART\\_TransferStopRingBuffer](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*Aborts the background transfer and uninstalls the ring buffer.*
- size\_t [USART\\_TransferGetRxRingBufferLength](#) (usart\_handle\_t \*handle)  
*Get the length of received data in RX ring buffer.*
- void [USART\\_TransferAbortSend](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*Aborts the interrupt-driven data transmit.*
- [status\\_t USART\\_TransferGetSendCount](#) (USART\_Type \*base, usart\_handle\_t \*handle, uint32\_t \*count)  
*Get the number of bytes that have been sent out to bus.*
- [status\\_t USART\\_TransferReceiveNonBlocking](#) (USART\_Type \*base, usart\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer, size\_t \*receivedBytes)  
*Receives a buffer of data using an interrupt method.*
- void [USART\\_TransferAbortReceive](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*Aborts the interrupt-driven data receiving.*
- [status\\_t USART\\_TransferGetReceiveCount](#) (USART\_Type \*base, usart\_handle\_t \*handle, uint32\_t \*count)  
*Get the number of bytes that have been received.*
- void [USART\\_TransferHandleIRQ](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*USART IRQ handle function.*

## 54.2 Data Structure Documentation

### 54.2.1 struct usart\_rx\_timeout\_config

#### Data Fields

- bool [enable](#)  
*Enable RX timeout.*
- bool [resetCounterOnEmpty](#)  
*Enable RX timeout counter reset when RX FIFO becomes empty.*
- bool [resetCounterOnReceive](#)  
*Enable RX timeout counter reset when RX FIFO receives data from the transmitter side.*
- uint32\_t [counter](#)  
*RX timeout counter.*
- uint8\_t [prescaler](#)  
*RX timeout prescaler.*

#### Field Documentation

(1) bool usart\_rx\_timeout\_config::resetCounterOnEmpty

(2) bool usart\_rx\_timeout\_config::resetCounterOnReceive

### 54.2.2 struct usart\_config\_t

#### Data Fields

- uint32\_t [baudRate\\_Bps](#)  
*USART baud rate.*
- [usart\\_parity\\_mode\\_t](#) parityMode  
*Parity mode, disabled (default), even, odd.*
- [usart\\_stop\\_bit\\_count\\_t](#) stopBitCount  
*Number of stop bits, 1 stop bit (default) or 2 stop bits.*
- [usart\\_data\\_len\\_t](#) bitCountPerChar  
*Data length - 7 bit, 8 bit.*
- bool [loopback](#)  
*Enable peripheral loopback.*
- bool [enableRx](#)  
*Enable RX.*
- bool [enableTx](#)  
*Enable TX.*
- bool [enableContinuousSCLK](#)  
*USART continuous Clock generation enable in synchronous master mode.*
- bool [enableMode32k](#)  
*USART uses 32 kHz clock from the RTC oscillator as the clock source.*
- bool [enableHardwareFlowControl](#)  
*Enable hardware control RTS/CTS.*
- [usart\\_txfifo\\_watermark\\_t](#) txWatermark  
*txFIFO watermark*
- [usart\\_rxfifo\\_watermark\\_t](#) rxWatermark

- *rxFIFO watermark*
- [usart\\_sync\\_mode\\_t syncMode](#)  
*Transfer mode select - asynchronous, synchronous master, synchronous slave.*
- [usart\\_clock\\_polarity\\_t clockPolarity](#)  
*Selects the clock polarity and sampling edge in synchronous mode.*
- [usart\\_rx\\_timeout\\_config rxTimeout](#)  
*rx timeout configuration*

#### Field Documentation

- (1) **bool usart\_config\_t::enableContinuousSCLK**
- (2) **bool usart\_config\_t::enableMode32k**
- (3) **usart\_sync\_mode\_t usart\_config\_t::syncMode**
- (4) **usart\_clock\_polarity\_t usart\_config\_t::clockPolarity**

### 54.2.3 struct usart\_transfer\_t

#### Data Fields

- size\_t [dataSize](#)  
*The byte count to be transfer.*
- uint8\_t \* [data](#)  
*The buffer of data to be transfer.*
- uint8\_t \* [rxData](#)  
*The buffer to receive data.*
- const uint8\_t \* [txData](#)  
*The buffer of data to be sent.*

#### Field Documentation

- (1) **uint8\_t\* usart\_transfer\_t::data**
- (2) **uint8\_t\* usart\_transfer\_t::rxData**
- (3) **const uint8\_t\* usart\_transfer\_t::txData**
- (4) **size\_t usart\_transfer\_t::dataSize**

### 54.2.4 struct \_usart\_handle

#### Data Fields

- const uint8\_t \*volatile [txData](#)  
*Address of remaining data to send.*
- volatile size\_t [txDataSize](#)  
*Size of the remaining data to send.*

- `size_t txDataSizeAll`  
*Size of the data to send out.*
- `uint8_t *volatile rxData`  
*Address of remaining data to receive.*
- `volatile size_t rxDataSize`  
*Size of the remaining data to receive.*
- `size_t rxDataSizeAll`  
*Size of the data to receive.*
- `uint8_t * rxRingBuffer`  
*Start address of the receiver ring buffer.*
- `size_t rxRingBufferSize`  
*Size of the ring buffer.*
- `volatile uint16_t rxRingBufferHead`  
*Index for the driver to store received data into ring buffer.*
- `volatile uint16_t rxRingBufferTail`  
*Index for the user to get data from the ring buffer.*
- `usart_transfer_callback_t callback`  
*Callback function.*
- `void * userData`  
*USART callback function parameter.*
- `volatile uint8_t txState`  
*TX transfer state.*
- `volatile uint8_t rxState`  
*RX transfer state.*
- `uint8_t txWatermark`  
*txFIFO watermark*
- `uint8_t rxWatermark`  
*rxFIFO watermark*

## Field Documentation

- (1) `const uint8_t* volatile usart_handle_t::txData`
- (2) `volatile size_t usart_handle_t::txDataSize`
- (3) `size_t usart_handle_t::txDataSizeAll`
- (4) `uint8_t* volatile usart_handle_t::rxData`
- (5) `volatile size_t usart_handle_t::rxDataSize`
- (6) `size_t usart_handle_t::rxDataSizeAll`
- (7) `uint8_t* usart_handle_t::rxRingBuffer`
- (8) `size_t usart_handle_t::rxRingBufferSize`
- (9) `volatile uint16_t usart_handle_t::rxRingBufferHead`
- (10) `volatile uint16_t usart_handle_t::rxRingBufferTail`
- (11) `usart_transfer_callback_t usart_handle_t::callback`
- (12) `void* usart_handle_t::userData`
- (13) `volatile uint8_t usart_handle_t::txState`

## 54.3 Macro Definition Documentation

**54.3.1** `#define FSL_USART_DRIVER_VERSION (MAKE_VERSION(2, 8, 3))`

**54.3.2** `#define UART_RETRY_TIMES 0U`

Defining to zero means to keep waiting for the flag until it is assert/deassert in blocking transfer, otherwise the program will wait until the UART\_RETRY\_TIMES counts down to 0, if the flag still remains unchanged then program will return kStatus\_USART\_Timeout. It is not advised to use this macro in formal application to prevent any hardware error because the actual wait period is affected by the compiler and optimization.

## 54.4 Typedef Documentation

**54.4.1** `typedef void(* usart_transfer_callback_t)(USART_Type *base, usart_handle_t *handle, status_t status, void *userData)`

**54.4.2** `typedef void(* flexcomm_usart_irq_handler_t)(USART_Type *base, usart_handle_t *handle)`



## 54.5 Enumeration Type Documentation

### 54.5.1 anonymous enum

Enumerator

*kStatus\_USART\_TxBusy* Transmitter is busy.  
*kStatus\_USART\_RxBusy* Receiver is busy.  
*kStatus\_USART\_TxIdle* USART transmitter is idle.  
*kStatus\_USART\_RxIdle* USART receiver is idle.  
*kStatus\_USART\_TxError* Error happens on txFIFO.  
*kStatus\_USART\_RxError* Error happens on rxFIFO.  
*kStatus\_USART\_RxRingBufferOverrun* Error happens on rx ring buffer.  
*kStatus\_USART\_NoiseError* USART noise error.  
*kStatus\_USART\_FramingError* USART framing error.  
*kStatus\_USART\_ParityError* USART parity error.  
*kStatus\_USART\_BaudrateNotSupport* Baudrate is not support in current clock source.

### 54.5.2 enum usart\_sync\_mode\_t

Enumerator

*kUSART\_SyncModeDisabled* Asynchronous mode.  
*kUSART\_SyncModeSlave* Synchronous slave mode.  
*kUSART\_SyncModeMaster* Synchronous master mode.

### 54.5.3 enum usart\_parity\_mode\_t

Enumerator

*kUSART\_ParityDisabled* Parity disabled.  
*kUSART\_ParityEven* Parity enabled, type even, bit setting: PE|PT = 10.  
*kUSART\_ParityOdd* Parity enabled, type odd, bit setting: PE|PT = 11.

### 54.5.4 enum usart\_stop\_bit\_count\_t

Enumerator

*kUSART\_OneStopBit* One stop bit.  
*kUSART\_TwoStopBit* Two stop bits.

### 54.5.5 enum usart\_data\_len\_t

Enumerator

***kUSART\_7BitsPerChar*** Seven bit mode.

***kUSART\_8BitsPerChar*** Eight bit mode.

### 54.5.6 enum usart\_clock\_polarity\_t

Enumerator

***kUSART\_RxSampleOnFallingEdge*** Un\_RXD is sampled on the falling edge of SCLK.

***kUSART\_RxSampleOnRisingEdge*** Un\_RXD is sampled on the rising edge of SCLK.

### 54.5.7 enum usart\_txfifo\_watermark\_t

Enumerator

***kUSART\_TxFifo0*** USART tx watermark is empty.

***kUSART\_TxFifo1*** USART tx watermark at 1 item.

***kUSART\_TxFifo2*** USART tx watermark at 2 items.

***kUSART\_TxFifo3*** USART tx watermark at 3 items.

***kUSART\_TxFifo4*** USART tx watermark at 4 items.

***kUSART\_TxFifo5*** USART tx watermark at 5 items.

***kUSART\_TxFifo6*** USART tx watermark at 6 items.

***kUSART\_TxFifo7*** USART tx watermark at 7 items.

### 54.5.8 enum usart\_rxfifo\_watermark\_t

Enumerator

***kUSART\_RxFifo1*** USART rx watermark at 1 item.

***kUSART\_RxFifo2*** USART rx watermark at 2 items.

***kUSART\_RxFifo3*** USART rx watermark at 3 items.

***kUSART\_RxFifo4*** USART rx watermark at 4 items.

***kUSART\_RxFifo5*** USART rx watermark at 5 items.

***kUSART\_RxFifo6*** USART rx watermark at 6 items.

***kUSART\_RxFifo7*** USART rx watermark at 7 items.

***kUSART\_RxFifo8*** USART rx watermark at 8 items.

### 54.5.9 enum \_usart\_interrupt\_enable

Enumerator

***kUSART\_TxIdleInterruptEnable*** Transmitter idle.  
***kUSART\_CtsChangeInterruptEnable*** Change in the state of the CTS input.  
***kUSART\_RxBreakChangeInterruptEnable*** Break condition asserted or deasserted.  
***kUSART\_RxStartInterruptEnable*** Rx start bit detected.  
***kUSART\_FramingErrorInterruptEnable*** Framing error detected.  
***kUSART\_ParityErrorInterruptEnable*** Parity error detected.  
***kUSART\_NoiseErrorInterruptEnable*** Noise error detected.  
***kUSART\_AutoBaudErrorInterruptEnable*** Auto baudrate error detected.  
***kUSART\_RxTimeoutInterruptEnable*** Receive timeout detected.

### 54.5.10 enum \_usart\_flags

This provides constants for the USART status flags for use in the USART functions.

Enumerator

***kUSART\_TxError*** TEERR bit, sets if TX buffer is error.  
***kUSART\_RxError*** RXERR bit, sets if RX buffer is error.  
***kUSART\_TxFifoEmptyFlag*** TXEMPTY bit, sets if TX buffer is empty.  
***kUSART\_TxFifoNotFullFlag*** TXNOTFULL bit, sets if TX buffer is not full.  
***kUSART\_RxFifoNotEmptyFlag*** RXNOEMPTY bit, sets if RX buffer is not empty.  
***kUSART\_RxFifoFullFlag*** RXFULL bit, sets if RX buffer is full.  
***kUSART\_RxIdleFlag*** Receiver idle.  
***kUSART\_TxIdleFlag*** Transmitter idle.  
***kUSART\_CtsAssertFlag*** CTS signal high.  
***kUSART\_CtsChangeFlag*** CTS signal changed interrupt status.  
***kUSART\_BreakDetectFlag*** Break detected. Self cleared when rx pin goes high again.  
***kUSART\_BreakDetectChangeFlag*** Break detect change interrupt flag. A change in the state of receiver break detection.  
***kUSART\_RxStartFlag*** Rx start bit detected interrupt flag.  
***kUSART\_FramingErrorFlag*** Framing error interrupt flag.  
***kUSART\_ParityErrorFlag*** parity error interrupt flag.  
***kUSART\_NoiseErrorFlag*** Noise error interrupt flag.  
***kUSART\_AutobaudErrorFlag*** Auto baudrate error interrupt flag, caused by the baudrate counter timeout before the end of start bit.  
***kUSART\_RxTimeoutFlag*** RXTIMEOUT bit, sets if RX FIFO Timeout.

## 54.6 Function Documentation

### 54.6.1 uint32\_t USART\_GetInstance ( USART\_Type \* *base* )

### 54.6.2 status\_t USART\_Init ( USART\_Type \* *base*, const usart\_config\_t \* *config*, uint32\_t *srcClock\_Hz* )

This function configures the USART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the [USART\\_GetDefaultConfig\(\)](#) function. Example below shows how to use this API to configure USART.

```
* usart_config_t usartConfig;
* usartConfig.baudRate_Bps = 115200U;
* usartConfig.parityMode = kUSART_ParityDisabled;
* usartConfig.stopBitCount = kUSART_OneStopBit;
* USART_Init(USART1, &usartConfig, 20000000U);
*
```

#### Parameters

<i>base</i>	USART peripheral base address.
<i>config</i>	Pointer to user-defined configuration structure.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

#### Return values

<i>kStatus_USART_-BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_InvalidArgument</i>	USART base address is not valid
<i>kStatus_Success</i>	Status USART initialize succeed

### 54.6.3 void USART\_CalcTimeoutConfig ( uint32\_t *target\_us*, uint8\_t \* *rxTimeoutPrescaler*, uint32\_t \* *rxTimeoutcounter*, uint32\_t *srcClock\_Hz* )

This function for calculate the USART RXFIFO timeout config. This function is used to calculate suitable prescaler and counter for *target\_us*.

```
* usart_config_t config;
* config.rxWatermark = kUSART_RxFifo2;
* config.rxTimeout.enable = true;
* config.rxTimeout.resetCounterOnEmpty = true;
* config.rxTimeout.resetCounterOnReceive = true;
* USART_CalcTimeoutConfig(200U, &config.rxTimeout.prescaler, &config.rxTimeout.counter,
*                          CLOCK_GetFreq(kCLOCK_BusClk));
*
```

## Parameters

<i>target_us</i>	Time for rx timeout unit us.
<i>rxTimeout-Prescaler</i>	The prescaler to be setted after function.
<i>rx-Timeoutcounter</i>	The counter to be setted after function.
<i>srcClock_Hz</i>	The clockSrc for rx timeout.

#### 54.6.4 void USART\_SetRxTimeoutConfig ( USART\_Type \* *base*, const usart\_rx\_timeout\_config \* *config* )

This function configures the USART RXFIFO timeout config. This function is used to config the USART RXFIFO timeout config after the USART module is initialized by the USART\_Init.

## Parameters

<i>base</i>	USART peripheral base address.
<i>config</i>	pointer to receive timeout configuration structure.

#### 54.6.5 void USART\_Deinit ( USART\_Type \* *base* )

This function waits for TX complete, disables TX and RX, and disables the USART clock.

## Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

#### 54.6.6 void USART\_GetDefaultConfig ( usart\_config\_t \* *config* )

This function initializes the USART configuration structure to a default value. The default values are: usartConfig->baudRate\_Bps = 115200U; usartConfig->parityMode = kUSART\_ParityDisabled; usartConfig->stopBitCount = kUSART\_OneStopBit; usartConfig->bitCountPerChar = kUSART\_8BitsPerChar; usartConfig->loopback = false; usartConfig->enableTx = false; usartConfig->enableRx = false;

## Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

### 54.6.7 **status\_t USART\_SetBaudRate ( USART\_Type \* *base*, uint32\_t *baudrate\_Bps*, uint32\_t *srcClock\_Hz* )**

This function configures the USART module baud rate. This function is used to update the USART module baud rate after the USART module is initialized by the USART\_Init.

```
* USART_SetBaudRate(USART1, 115200U, 200000000U);
*
```

## Parameters

<i>base</i>	USART peripheral base address.
<i>baudrate_Bps</i>	USART baudrate to be set.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

## Return values

<i>kStatus_USART_BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	Set baudrate succeed.
<i>kStatus_InvalidArgument</i>	One or more arguments are invalid.

### 54.6.8 **status\_t USART\_Enable32kMode ( USART\_Type \* *base*, uint32\_t *baudRate\_Bps*, bool *enableMode32k*, uint32\_t *srcClock\_Hz* )**

Please note that in order to use a 32 kHz clock to operate USART properly, the RTC oscillator and its 32 kHz output must be manually enabled by user, by calling RTC\_Init and setting SYSCON\_RTCOSCCTRL\_EN bit to 1. And in 32kHz clocking mode the USART can only work at 9600 baudrate or at the baudrate that 9600 can evenly divide, eg: 4800, 3200.

## Parameters

<i>base</i>	USART peripheral base address.
<i>baudRate_Bps</i>	USART baudrate to be set..
<i>enable-Mode32k</i>	true is 32k mode, false is normal mode.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

Return values

<i>kStatus_USART_-BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	Set baudrate succeed.
<i>kStatus_InvalidArgument</i>	One or more arguments are invalid.

#### 54.6.9 void USART\_Enable9bitMode ( USART\_Type \* *base*, bool *enable* )

This function set the 9-bit mode for USART module. The 9th bit is not used for parity thus can be modified by user.

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	true to enable, false to disable.

#### 54.6.10 static void USART\_SetMatchAddress ( USART\_Type \* *base*, uint8\_t *address* ) [inline], [static]

This function configures the address for USART module that works as slave in 9-bit data mode. When the address detection is enabled, the frame it receives with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

Note

Any USART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

## Parameters

<i>base</i>	USART peripheral base address.
<i>address</i>	USART slave address.

#### 54.6.11 static void USART\_EnableMatchAddress ( USART\_Type \* *base*, bool *match* ) [inline], [static]

## Parameters

<i>base</i>	USART peripheral base address.
<i>match</i>	true to enable match address, false to disable.

#### 54.6.12 static uint32\_t USART\_GetStatusFlags ( USART\_Type \* *base* ) [inline], [static]

This function get all USART status flags, the flags are returned as the logical OR value of the enumerators [\\_usart\\_flags](#). To check a specific status, compare the return value with enumerators in [\\_usart\\_flags](#). For example, to check whether the TX is empty:

```
*  if (kUSART_TxFifoNotFullFlag &
*    USART_GetStatusFlags(USART1))
*  {
*    ...
*  }
*
```

## Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

## Returns

USART status flags which are ORed by the enumerators in the [\\_usart\\_flags](#).

#### 54.6.13 static void USART\_ClearStatusFlags ( USART\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function clear supported USART status flags. Flags that can be cleared or set are: kUSART\_TxError, kUSART\_RxError. For example:



```
*  USART_ClearStatusFlags(USART1, kUSART_TxError |
*  kUSART_RxError)
```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	status flags to be cleared.

#### 54.6.14 static void USART\_EnableInterrupts ( USART\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the USART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [\\_usart\\_interrupt\\_enable](#). For example, to enable TX empty interrupt and RX full interrupt:

```
*  USART_EnableInterrupts(USART1, kUSART_TxLevelInterruptEnable |
*  kUSART_RxLevelInterruptEnable);
```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of <a href="#">_usart_interrupt_enable</a> .

#### 54.6.15 static void USART\_DisableInterrupts ( USART\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function disables the USART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [\\_usart\\_interrupt\\_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
*  USART_DisableInterrupts(USART1, kUSART_TxLevelInterruptEnable |
*  kUSART_RxLevelInterruptEnable);
```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of <code>_usart_interrupt_enable</code> .

#### 54.6.16 **static uint32\_t USART\_GetEnabledInterrupts ( USART\_Type \* *base* ) [inline], [static]**

This function returns the enabled USART interrupts.

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

#### 54.6.17 **static void USART\_EnableCTS ( USART\_Type \* *base*, bool *enable* ) [inline], [static]**

This function will determine whether CTS is used for flow control.

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable CTS or not, true for enable and false for disable.

#### 54.6.18 **static void USART\_EnableContinuousSCLK ( USART\_Type \* *base*, bool *enable* ) [inline], [static]**

By default, SCLK is only output while data is being transmitted in synchronous mode. Enable this function, SCLK will run continuously in synchronous mode, allowing characters to be received on Un\_RxD independently from transmission on Un\_TXD).

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable Continuous Clock generation mode or not, true for enable and false for disable.

**54.6.19 static void USART\_EnableAutoClearSCLK ( USART\_Type \* *base*, bool *enable* ) [inline], [static]**

While enable this cuntion, the Continuous Clock bit is automatically cleared when a complete character has been received. This bit is cleared at the same time.

## Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable auto clear or not, true for enable and false for disable.

#### 54.6.20 static void USART\_SetRxFifoWatermark ( USART\_Type \* *base*, uint8\_t *water* ) [inline], [static]

## Parameters

<i>base</i>	USART peripheral base address.
<i>water</i>	Rx FIFO watermark.

#### 54.6.21 static void USART\_SetTxFifoWatermark ( USART\_Type \* *base*, uint8\_t *water* ) [inline], [static]

## Parameters

<i>base</i>	USART peripheral base address.
<i>water</i>	Tx FIFO watermark.

#### 54.6.22 static void USART\_WriteByte ( USART\_Type \* *base*, uint8\_t *data* ) [inline], [static]

This function writes data to the txFIFO directly. The upper layer must ensure that txFIFO has space for data to write before calling this function.

## Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	The byte to write.

**54.6.23** `static uint8_t USART_ReadByte ( USART_Type * base ) [inline],  
[static]`

This function reads data from the rxFIFO directly. The upper layer must ensure that the rxFIFO is not empty before calling this function.

## Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

## Returns

The byte read from USART data register.

**54.6.24    static uint8\_t USART\_GetRxFifoCount ( USART\_Type \* *base* )  
                  [inline], [static]**

## Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

## Returns

rx FIFO data count.

**54.6.25    static uint8\_t USART\_GetTxFifoCount ( USART\_Type \* *base* ) [inline],  
                  [static]**

## Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

## Returns

tx FIFO data count.

**54.6.26    void USART\_SendAddress ( USART\_Type \* *base*, uint8\_t *address* )**

## Parameters

---

<i>base</i>	USART peripheral base address.
<i>address</i>	USART slave address.

#### 54.6.27 **status\_t USART\_WriteBlocking ( USART\_Type \* *base*, const uint8\_t \* *data*, size\_t *length* )**

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

Return values

<i>kStatus_USART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_Success</i>	Successfully wrote all data.

#### 54.6.28 **status\_t USART\_ReadBlocking ( USART\_Type \* *base*, uint8\_t \* *data*, size\_t *length* )**

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data and read data from the TX register.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_USART_FramingError</i>	Receiver overrun happened while receiving data.
<i>kStatus_USART_ParityError</i>	Noise error happened while receiving data.
<i>kStatus_USART_NoiseError</i>	Framing error happened while receiving data.
<i>kStatus_USART_RxError</i>	Overflow or underflow rxFIFO happened.
<i>kStatus_USART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully received all data.

#### 54.6.29 **status\_t USART\_TransferCreateHandle ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, usart\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the USART handle which can be used for other USART transactional APIs. Usually, for a specified USART instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

#### 54.6.30 **status\_t USART\_TransferSendNonBlocking ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, usart\_transfer\_t \* *xfer* )**

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the IRQ handler, the USART driver calls the callback function and passes the [kStatus\\_USART\\_TxIdle](#) as status parameter.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART transfer structure. See <a href="#">usart_transfer_t</a> .



## Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_USART_TxBusy</i>	Previous transmission still not finished, data not all written to TX register yet.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 54.6.31 void USART\_TransferStartRingBuffer ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, uint8\_t \* *ringBuffer*, size\_t *ringBufferSize* )

This function sets up the RX ring buffer to a specific USART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the [USART\\_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

## Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if *ringBufferSize* is 32, then only 31 bytes are used for saving data.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>ringBuffer</i>	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	size of the ring buffer.

### 54.6.32 void USART\_TransferStopRingBuffer ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )

This function aborts the background transfer and uninstalls the ring buffer.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

**54.6.33**   `size_t` **USART\_TransferGetRxRingBufferLength** ( `usart_handle_t` \* *handle* )

## Parameters

<i>handle</i>	USART handle pointer.
---------------	-----------------------

## Returns

Length of received data in RX ring buffer.

#### 54.6.34 void USART\_TransferAbortSend ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )

This function aborts the interrupt driven data sending. The user can get the remainBbytes to find out how many bytes are still not sent out.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

#### 54.6.35 status\_t USART\_TransferGetSendCount ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, uint32\_t \* *count* )

This function gets the number of bytes that have been sent out to bus by interrupt method.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Send bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

### 54.6.36 **status\_t USART\_TransferReceiveNonBlocking ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, usart\_transfer\_t \* *xfer*, size\_t \* *receivedBytes* )**

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the USART driver. When the new data arrives, the receive request is serviced first. When all data is received, the USART driver notifies the upper layer through a callback function and passes the status parameter `kStatus_USART_RxIdle`. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the `xfer->data` and this function returns with the parameter `receivedBytes` set to 5. For the left 5 bytes, newly arrived data is saved from the `xfer->data[5]`. When 5 bytes are received, the USART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the `xfer->data`. When all data is received, the upper layer is notified.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART transfer structure, see <a href="#">usart_transfer_t</a> .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

Return values

<i>kStatus_Success</i>	Successfully queue the transfer into transmit queue.
<i>kStatus_USART_RxBusy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 54.6.37 **void USART\_TransferAbortReceive ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )**

This function aborts the interrupt-driven data receiving. The user can get the `remainBytes` to find out how many bytes not received yet.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

**54.6.38** `status_t USART_TransferGetReceiveCount ( USART_Type * base,  
usart_handle_t * handle, uint32_t * count )`

This function gets the number of bytes that have been received.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Receive bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

### 54.6.39 void USART\_TransferHandleIRQ ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )

This function handles the USART transmit and receive IRQ request.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

# Chapter 55

## Usart\_dma\_driver

### 55.1 Overview

#### Files

- file [fsl\\_usart\\_dma.h](#)

#### Data Structures

- struct [usart\\_dma\\_handle\\_t](#)  
*UART DMA handle. [More...](#)*

#### Typedefs

- typedef void(\* [usart\\_dma\\_transfer\\_callback\\_t](#))(USART\_Type \*base, usart\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*UART transfer callback function.*

#### Driver version

- #define [FSL\\_USART\\_DMA\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 6, 0))  
*USART dma driver version.*

#### DMA transactional

- [status\\_t USART\\_TransferCreateHandleDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, [usart\\_dma\\_transfer\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*txDmaHandle, [dma\\_handle\\_t](#) \*rxDmaHandle)  
*Initializes the USART handle which is used in transactional functions.*
- [status\\_t USART\\_TransferSendDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer)  
*Sends data using DMA.*
- [status\\_t USART\\_TransferReceiveDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer)  
*Receives data using DMA.*
- void [USART\\_TransferAbortSendDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle)  
*Aborts the sent data using DMA.*
- void [USART\\_TransferAbortReceiveDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle)  
*Aborts the received data using DMA.*
- [status\\_t USART\\_TransferGetReceiveCountDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, uint32\_t \*count)  
*Get the number of bytes that have been received.*
- [status\\_t USART\\_TransferGetSendCountDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, uint32\_t \*count)  
*Get the number of bytes that have been sent.*

## 55.2 Data Structure Documentation

### 55.2.1 struct \_usart\_dma\_handle

#### Data Fields

- USART\_Type \* [base](#)  
*USART peripheral base address.*
- [usart\\_dma\\_transfer\\_callback\\_t](#) [callback](#)  
*Callback function.*
- void \* [userData](#)  
*USART callback function parameter.*
- size\_t [rxDataSizeAll](#)  
*Size of the data to receive.*
- size\_t [txDataSizeAll](#)  
*Size of the data to send out.*
- [dma\\_handle\\_t](#) \* [txDmaHandle](#)  
*The DMA TX channel used.*
- [dma\\_handle\\_t](#) \* [rxDmaHandle](#)  
*The DMA RX channel used.*
- volatile uint8\_t [txState](#)  
*TX transfer state.*
- volatile uint8\_t [rxState](#)  
*RX transfer state.*

#### Field Documentation

- (1) USART\_Type\* [usart\\_dma\\_handle\\_t::base](#)
- (2) [usart\\_dma\\_transfer\\_callback\\_t](#) [usart\\_dma\\_handle\\_t::callback](#)
- (3) void\* [usart\\_dma\\_handle\\_t::userData](#)
- (4) size\_t [usart\\_dma\\_handle\\_t::rxDataSizeAll](#)
- (5) size\_t [usart\\_dma\\_handle\\_t::txDataSizeAll](#)
- (6) [dma\\_handle\\_t](#)\* [usart\\_dma\\_handle\\_t::txDmaHandle](#)
- (7) [dma\\_handle\\_t](#)\* [usart\\_dma\\_handle\\_t::rxDmaHandle](#)
- (8) volatile uint8\_t [usart\\_dma\\_handle\\_t::txState](#)

## 55.3 Macro Definition Documentation

### 55.3.1 #define FSL\_USART\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 6, 0))



## 55.4 Typedef Documentation

**55.4.1** `typedef void(* usart_dma_transfer_callback_t)(USART_Type *base, usart_dma_handle_t *handle, status_t status, void *userData)`

## 55.5 Function Documentation

**55.5.1** `status_t USART_TransferCreateHandleDMA ( USART_Type * base, usart_dma_handle_t * handle, usart_dma_transfer_callback_t callback, void * userData, dma_handle_t * txDmaHandle, dma_handle_t * rxDmaHandle )`

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	Pointer to usart_dma_handle_t structure.
<i>callback</i>	Callback function.
<i>userData</i>	User data.
<i>txDmaHandle</i>	User-requested DMA handle for TX DMA transfer.
<i>rxDmaHandle</i>	User-requested DMA handle for RX DMA transfer.

**55.5.2** `status_t USART_TransferSendDMA ( USART_Type * base, usart_dma_handle_t * handle, usart_transfer_t * xfer )`

This function sends data using DMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART DMA transfer structure. See <a href="#">usart_transfer_t</a> .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
------------------------	----------------------------

<i>kStatus_USART_TxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 55.5.3 **status\_t USART\_TransferReceiveDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle*, usart\_transfer\_t \* *xfer* )**

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	Pointer to usart_dma_handle_t structure.
<i>xfer</i>	USART DMA transfer structure. See <a href="#">usart_transfer_t</a> .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_USART_RxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

### 55.5.4 **void USART\_TransferAbortSendDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle* )**

This function aborts send data using DMA.

Parameters

<i>base</i>	USART peripheral base address
<i>handle</i>	Pointer to usart_dma_handle_t structure

### 55.5.5 **void USART\_TransferAbortReceiveDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle* )**

This function aborts the received data using DMA.

## Parameters

<i>base</i>	USART peripheral base address
<i>handle</i>	Pointer to usart_dma_handle_t structure

### 55.5.6 status\_t USART\_TransferGetReceiveCountDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle*, uint32\_t \* *count* )

This function gets the number of bytes that have been received.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Receive bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

### 55.5.7 status\_t USART\_TransferGetSendCountDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle*, uint32\_t \* *count* )

This function gets the number of bytes that have been sent.

## Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Sent bytes count.

## Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter count;

## Chapter 56

# Usart\_freertos\_driver

### 56.1 Overview

#### Files

- file [fsl\\_usart\\_freertos.h](#)

#### Data Structures

- struct [rtos\\_usart\\_config](#)  
*FLEX USART configuration structure. [More...](#)*
- struct [usart\\_rtos\\_handle\\_t](#)  
*FLEX USART FreeRTOS handle. [More...](#)*

#### Driver version

- #define [FSL\\_USART\\_FREERTOS\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 6, 0))  
*USART FreeRTOS driver version.*

#### USART RTOS Operation

- int [USART\\_RTOS\\_Init](#) ([usart\\_rtos\\_handle\\_t](#) \*handle, [usart\\_handle\\_t](#) \*t\_handle, const struct [rtos\\_usart\\_config](#) \*cfg)  
*Initializes a USART instance for operation in RTOS.*
- int [USART\\_RTOS\\_Deinit](#) ([usart\\_rtos\\_handle\\_t](#) \*handle)  
*Deinitializes a USART instance for operation.*

#### USART transactional Operation

- int [USART\\_RTOS\\_Send](#) ([usart\\_rtos\\_handle\\_t](#) \*handle, uint8\_t \*buffer, uint32\_t length)  
*Sends data in the background.*
- int [USART\\_RTOS\\_Receive](#) ([usart\\_rtos\\_handle\\_t](#) \*handle, uint8\_t \*buffer, uint32\_t length, size\_t \*received)  
*Receives data.*

### 56.2 Data Structure Documentation

#### 56.2.1 struct rtos\_usart\_config

#### Data Fields

- USART\_Type \* [base](#)  
*USART base address.*

- uint32\_t [srcclk](#)  
*USART source clock in Hz.*
- uint32\_t [baudrate](#)  
*Desired communication speed.*
- [usart\\_parity\\_mode\\_t](#) [parity](#)  
*Parity setting.*
- [usart\\_stop\\_bit\\_count\\_t](#) [stopbits](#)  
*Number of stop bits to use.*
- uint8\_t \* [buffer](#)  
*Buffer for background reception.*
- uint32\_t [buffer\\_size](#)  
*Size of buffer for background reception.*

## 56.2.2 struct usart\_rtos\_handle\_t

### Data Fields

- USART\_Type \* [base](#)  
*USART base address.*
- [usart\\_transfer\\_t](#) [txTransfer](#)  
*TX transfer structure.*
- [usart\\_transfer\\_t](#) [rxTransfer](#)  
*RX transfer structure.*
- SemaphoreHandle\_t [rxSemaphore](#)  
*RX semaphore for resource sharing.*
- SemaphoreHandle\_t [txSemaphore](#)  
*TX semaphore for resource sharing.*
- EventGroupHandle\_t [rxEvent](#)  
*RX completion event.*
- EventGroupHandle\_t [txEvent](#)  
*TX completion event.*
- void \* [t\\_state](#)  
*Transactional state of the underlying driver.*

## 56.3 Macro Definition Documentation

### 56.3.1 #define FSL\_USART\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 6, 0))

## 56.4 Function Documentation

### 56.4.1 int USART\_RTOS\_Init ( usart\_rtos\_handle\_t \* *handle*, usart\_handle\_t \* *t\_handle*, const struct rtos\_usart\_config \* *cfg* )

## Parameters

<i>handle</i>	The RTOS USART handle, the pointer to allocated space for RTOS context.
<i>t_handle</i>	The pointer to allocated space where to store transactional layer internal state.
<i>cfg</i>	The pointer to the parameters required to configure the USART after initialization.

## Returns

0 succeed, others fail.

#### 56.4.2 int USART\_RTOS\_Deinit ( usart\_rtos\_handle\_t \* *handle* )

This function deinitializes the USART module, sets all register values to reset value, and releases the resources.

## Parameters

<i>handle</i>	The RTOS USART handle.
---------------	------------------------

#### 56.4.3 int USART\_RTOS\_Send ( usart\_rtos\_handle\_t \* *handle*, uint8\_t \* *buffer*, uint32\_t *length* )

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

## Parameters

<i>handle</i>	The RTOS USART handle.
<i>buffer</i>	The pointer to buffer to send.
<i>length</i>	The number of bytes to send.

#### 56.4.4 int USART\_RTOS\_Receive ( usart\_rtos\_handle\_t \* *handle*, uint8\_t \* *buffer*, uint32\_t *length*, size\_t \* *received* )

This function receives data from USART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

## Parameters

<i>handle</i>	The RTOS USART handle.
<i>buffer</i>	The pointer to buffer where to write received data.
<i>length</i>	The number of bytes to receive.
<i>received</i>	The pointer to a variable of size_t where the number of received data is filled.



## 56.5 Ak4458

### 56.5.1 Overview

#### Data Structures

- struct [ak4458\\_dac\\_config\\_t](#)  
*Initialize DAC configuration structure of AK4458 since it has 4 DAC modules. [More...](#)*
- struct [ak4458\\_dsd\\_config\\_t](#)  
*Initialize DSD mode structure of AK4458. [More...](#)*
- struct [ak4458\\_pcm\\_config\\_t](#)  
*Initialize PCM mode structure of AK4458. [More...](#)*
- struct [ak4458\\_config\\_t](#)  
*Initialize structure of AK4458. [More...](#)*

#### Macros

- #define [AK4458\\_CONTROL1](#) (0x00)  
*define the registers offset of AK4458.*
- #define [AK4458\\_CONTROL1\\_RSTN\\_MASK](#) (0x1U)  
*define the registers offset of AK4458.*
- #define [AK4458\\_I2C\\_ADDR](#) (0x10)  
*AK4458 I2C address.*
- #define [AK4458\\_DAC\\_NUM](#) (4U)  
*The numbers of DAC for AK4458.*

#### Enumerations

- enum [ak4458\\_mode\\_t](#)  
*The AK4458 playback mode.*
- enum [ak4458\\_dac\\_selection\\_t](#)  
*The DAC output enable selection of AK4458 AK4458 has 4 DAC modules, using DacMask to select which one to be used.*
- enum [ak4458\\_output\\_phase\\_mode\\_t](#) {  
  [kAK4458\\_AllDisable](#) = 0x0,  
  [kAK4458\\_JustRchEnable](#) = 0x1,  
  [kAK4458\\_JustLchEnable](#) = 0x2,  
  [kAK4458\\_AllEnable](#) = 0x3 }  
*The AOUTR output phase inverting, defined by INVL, INVR.*
- enum [ak4458\\_dac\\_mode\\_t](#) {  
  [kAK4458\\_Stereo](#) = 0x0,  
  [kAK4458\\_Mono](#) = 0x1 }  
*The DAC mode, defined by MONO bit.*
- enum [ak4458\\_data\\_channel\\_mode\\_t](#) {  
  [kAK4458\\_NormalMode](#) = 0x0,  
  [kAK4458\\_ExchangeMode](#) = 0x1 }  
*The Data selection of L-channel and R-channel for DSD mode, defined by SELLR bit.*

- enum `ak4458_dsd_mclk_t` {  
`kAK4458_mclk512fs` = 0x0,  
`kAK4458_mclk768fs` = 0x1 }  
*The MCLK select for DSD mode, defined by DCKS bit.*
- enum `ak4458_dsd_dclk_t` {  
`kAK4458_dclk64fs` = 0x0,  
`kAK4458_dclk128fs` = 0x1,  
`kAK4458_dclk256fs` = 0x2 }  
*The DCLK select for DSD mode, defined by DSDSEL[1:0].*
- enum `ak4458_dsd_playback_path_t` {  
`kAK4458_NormalPath` = 0x0,  
`kAK4458_VolumeBypass` = 0x1 }  
*DSD playback path.*
- enum `ak4458_dsd_data_mute_t`  
*DSD mute flag.*
- enum `ak4458_dsd_dclk_polarity_t` {  
`kAK4458_FallingEdge` = 0x0,  
`kAK4458_RisingEdge` = 0x1 }  
*DSD bclk polarity.*
- enum `ak4458_pcm_samplefreqmode_t` {  
`kAK4458_ManualSettingMode` = 0x0,  
`kAK4458_AutoSettingMode` = 0x1 }  
*The sampling frequency mode for PCM and EXDF mode, defined by CR01[AFSD], CR00[ACKS].*
- enum `ak4458_pcm_samplefreqselect_t` {  
`kAK4458_NormalSpeed` = 0x0,  
`kAK4458_DoubleSpeed` = 0x1,  
`kAK4458_QuadSpeed` = 0x2,  
`kAK4458_OctSpeed` = 0x4,  
`kAK4458_HexSpeed` = 0x5 }  
*The sampling speed select, defined by DFS[2:0].*
- enum `ak4458_pcm_sdata_format_t` {  
`kAK4458_16BitLSB` = 0x0,  
`kAK4458_20BitLSB` = 0x1,  
`kAK4458_24BitMSB` = 0x2,  
`kAK4458_16_24BitI2S` = 0x3,  
`kAK4458_24BitLSB` = 0x4,  
`kAK4458_32BitLSB` = 0x5,  
`kAK4458_32BitMSB` = 0x6,  
`kAK4458_32BitI2S` = 0x7 }  
*The audio data interface modes, defined by DIF[2:0].*
- enum `ak4458_pcm_tdm_mode_t` {  
`kAK4458_Normal` = 0x0,  
`kAK4458_TDM128` = 0x1,  
`kAK4458_TDM256` = 0x2,  
`kAK4458_TDM512` = 0x3 }  
*The TDM mode select, defined by TDM[1:0].*
- enum `ak4458_pcm_sds_select_t`

The audio data slot selection, defined by SDS[2:0].

- enum `ak4458_pcm_deemphasis_mode_t` {  
`kAK4458_Fs44100` = 0x0,  
`kAK4458_Off` = 0x1,  
`kAK4458_Fs48000` = 0x2,  
`kAK4458_Fs32000` = 0x3 }

The De-emphasis filter, defined by DEM[1:0], the mode only valid in PCM Normal Speed Mode.

## Functions

- void `AK4458_DefaultConfig` (`ak4458_config_t` \*config)  
Default initializes AK4458.
- status\_t `AK4458_Init` (`codec_handle_t` \*handle, void \*config)  
Initializes AK4458.
- status\_t `AK4458_SetEncoding` (`codec_handle_t` \*handle, uint8\_t format)  
Set the codec PCM mode or DSD mode based on the format info.
- status\_t `AK4458_ConfigDataFormat` (`codec_handle_t` \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
Configure the data format of audio data.
- status\_t `AK4458_SetDAC1Volume` (`codec_handle_t` \*handle, uint8\_t value)  
Set the volume of different modules in AK4458.
- status\_t `AK4458_GetDAC1Volume` (`codec_handle_t` \*handle, uint8\_t \*value)  
Get the volume of DAC1 in AK4458.
- status\_t `AK4458_ModuleControl` (`codec_handle_t` \*handle, `codec_module_ctrl_cmd_t` cmd, uint32\_t data)  
AK4497 codec module control.
- status\_t `AK4458_Deinit` (`codec_handle_t` \*handle)  
Deinit the AK4458 codec.
- status\_t `AK4458_WriteReg` (`codec_handle_t` \*handle, uint8\_t reg, uint8\_t val)  
Write register to AK4458 using I2C.
- status\_t `AK4458_ReadReg` (`codec_handle_t` \*handle, uint8\_t reg, uint8\_t \*val)  
Read register from AK4458 using I2C.
- status\_t `AK4458_ModifyReg` (`codec_handle_t` \*handle, uint8\_t reg, uint8\_t mask, uint8\_t val)  
Modify some bits in the register using I2C.

## Variables

- const `codec_operation_t` `ak4458_ops`  
ak4458 operation function pointer

## Driver version

- #define `FSL_AK4458_DRIVER_VERSION` (`MAKE_VERSION`(2, 1, 0))  
CLOCK driver version 2.1.0.

## 56.5.2 Data Structure Documentation

56.5.2.1 struct ak4458\_dac\_config\_t

56.5.2.2 struct ak4458\_dsd\_config\_t

56.5.2.3 struct ak4458\_pcm\_config\_t

56.5.2.4 struct ak4458\_config\_t

## 56.5.3 Macro Definition Documentation

56.5.3.1 #define AK4458\_CONTROL1 (0x00)

56.5.3.2 #define AK4458\_CONTROL1\_RSTN\_MASK (0x1U)

56.5.3.3 #define AK4458\_I2C\_ADDR (0x10)

## 56.5.4 Enumeration Type Documentation

56.5.4.1 enum ak4458\_output\_phase\_mode\_t

Enumerator

*kAK4458\_AllDisable* Disable.

*kAK4458\_JustRchEnable* Just R-channel enable output phase inverting.

*kAK4458\_JustLchEnable* Just L-channel enable output phase inverting.

*kAK4458\_AllEnable* All enable output phase inverting.

56.5.4.2 enum ak4458\_dac\_mode\_t

Enumerator

*kAK4458\_Stereo* Stereo mode.

*kAK4458\_Mono* MONO mode.

56.5.4.3 enum ak4458\_data\_channel\_mode\_t

Enumerator

*kAK4458\_NormalMode* L-channel output L-channel data, R-channel output R-channel data.

*kAK4458\_ExchangeMode* L-channel output R-channel data, R-channel output L-channel data.

**56.5.4.4 enum ak4458\_dsd\_mclk\_t**

Enumerator

*kAK4458\_mclk512fs* MCLK equals 512fs.*kAK4458\_mclk768fs* MCLK equals 768fs.**56.5.4.5 enum ak4458\_dsd\_dclk\_t**

Enumerator

*kAK4458\_dclk64fs* DCLK equals 64fs.*kAK4458\_dclk128fs* DCLK equals 128fs.*kAK4458\_dclk256fs* DCLK equals 256fs.**56.5.4.6 enum ak4458\_dsd\_playback\_path\_t**

Enumerator

*kAK4458\_NormalPath* Normal path mode.*kAK4458\_VolumeBypass* Volume Bypass mode.**56.5.4.7 enum ak4458\_dsd\_dclk\_polarity\_t**

Enumerator

*kAK4458\_FallingEdge* DSD data is output from DCLK falling edge.*kAK4458\_RisingEdge* DSD data is output from DCLK rising edge.**56.5.4.8 enum ak4458\_pcm\_samplefreqmode\_t**

Enumerator

*kAK4458\_ManualSettingMode* Manual setting mode.*kAK4458\_AutoSettingMode* Auto setting mode.**56.5.4.9 enum ak4458\_pcm\_samplefreqselect\_t**

Enumerator

*kAK4458\_NormalSpeed* 8kHz ~ 54kHz*kAK4458\_DoubleSpeed* 54kHz ~ 108kHz

*kAK4458\_QuadSpeed* 120kHz ~ 216kHz, note that value 3 also stands for Quad Speed Mode  
*kAK4458\_OctSpeed* 384kHz, note that value 6 also stands for Oct Speed Mode  
*kAK4458\_HexSpeed* 768kHz, note that value 7 also stands for Hex Speed Mode

#### 56.5.4.10 enum ak4458\_pcm\_sdata\_format\_t

Enumerator

*kAK4458\_16BitLSB* 16-bit LSB justified  
*kAK4458\_20BitLSB* 20-bit LSB justified  
*kAK4458\_24BitMSB* 24-bit MSB justified  
*kAK4458\_16\_24BitI2S* 16 and 24-bit I2S compatible  
*kAK4458\_24BitLSB* 24-bit LSB justified  
*kAK4458\_32BitLSB* 32-bit LSB justified  
*kAK4458\_32BitMSB* 32-bit MSB justified  
*kAK4458\_32BitI2S* 32-bit I2S compatible

#### 56.5.4.11 enum ak4458\_pcm\_tdm\_mode\_t

Enumerator

*kAK4458\_Normal* Normal mode.  
*kAK4458\_TDM128* BCLK is fixed to 128fs.  
*kAK4458\_TDM256* BCLK is fixed to 256fs.  
*kAK4458\_TDM512* BCLK is fixed to 512fs.

#### 56.5.4.12 enum ak4458\_pcm\_deemphasis\_mode\_t

Enumerator

*kAK4458\_Fs44100* Filter is available for 44.1KHzNormal mode.  
*kAK4458\_Off* OFF.  
*kAK4458\_Fs48000* Filter is available for 48KHz.  
*kAK4458\_Fs32000* Filter is available for 32KHz.

### 56.5.5 Function Documentation

#### 56.5.5.1 void AK4458\_DefaultConfig ( ak4458\_config\_t \* config )

Parameters

<i>config</i>	AK4458 configure structure.
---------------	-----------------------------

#### 56.5.5.2 **status\_t AK4458\_Init ( codec\_handle\_t \* *handle*, void \* *config* )**

Parameters

<i>handle</i>	AK4458 handle structure.
<i>config</i>	AK4458 configure structure.

#### 56.5.5.3 **status\_t AK4458\_SetEncoding ( codec\_handle\_t \* *handle*, uint8\_t *format* )**

This function would configure the codec playback mode.

Parameters

<i>handle</i>	AK4458 handle structure pointer.
<i>format</i>	info.

#### 56.5.5.4 **status\_t AK4458\_ConfigDataFormat ( codec\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )**

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	AK4458 handle structure pointer.
<i>mclk</i>	system clock of the codec which can be generated by MCLK or PLL output.
<i>sampleRate</i>	Sample rate of audio file running in AK4458.
<i>bitWidth</i>	Bit depth of audio file.

#### 56.5.5.5 **status\_t AK4458\_SetDAC1Volume ( codec\_handle\_t \* *handle*, uint8\_t *value* )**

This function would set the volume of AK4458 modules. Users need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	AK4458 handle structure.
<i>value</i>	Volume value need to be set.

**56.5.5.6 status\_t AK4458\_GetDAC1Volume ( codec\_handle\_t \* *handle*, uint8\_t \* *value* )**

This function gets the volume of DAC1 in AK4458. Users need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	AK4458 handle structure.
<i>value</i>	DAC volume value

## Returns

value value of the module.

**56.5.5.7 status\_t AK4458\_ModuleControl ( codec\_handle\_t \* *handle*, codec\_module\_ctrl\_cmd\_t *cmd*, uint32\_t *data* )**

## Parameters

<i>handle</i>	AK4497 handle structure pointer.
<i>cmd</i>	module control command, support cmd kCODEC_ModuleSwitchDigitalInterface.
<i>data</i>	control data, support data kCODEC_ModuleDigitalInterfacePCM/kCODEC_-ModuleDigitalInterfaceDSD.

**56.5.5.8 status\_t AK4458\_Deinit ( codec\_handle\_t \* *handle* )**

This function close all modules in AK4458 to save power.

## Parameters



<i>handle</i>	AK4458 handle structure pointer.
---------------	----------------------------------

#### 56.5.5.9 **status\_t AK4458\_WriteReg ( codec\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t *val* )**

Parameters

<i>handle</i>	AK4458 handle structure.
<i>reg</i>	The register address in AK4458.
<i>val</i>	Value needs to write into the register.

#### 56.5.5.10 **status\_t AK4458\_ReadReg ( codec\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t \* *val* )**

Parameters

<i>handle</i>	AK4458 handle structure.
<i>reg</i>	The register address in AK4458.
<i>val</i>	Value written to.

#### 56.5.5.11 **status\_t AK4458\_ModifyReg ( codec\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t *mask*, uint8\_t *val* )**

Parameters

<i>handle</i>	AK4458 handle structure.
<i>reg</i>	The register address in AK4458.
<i>mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## 56.6 Ak4497

### 56.6.1 Overview

#### Data Structures

- struct [ak4497\\_dsd\\_config\\_t](#)  
*Initialize DSD mode structure of AK4497. [More...](#)*
- struct [ak4497\\_pcm\\_config\\_t](#)  
*Initialize PCM mode structure of AK4497. [More...](#)*
- struct [ak4497\\_config\\_t](#)  
*Initialize structure of AK4497. [More...](#)*
- struct [ak4497\\_handle\\_t](#)  
*ak4497 codec handler [More...](#)*

#### Macros

- #define [AK4497\\_I2C\\_HANDLER\\_SIZE](#) [CODEC\\_I2C\\_MASTER\\_HANDLER\\_SIZE](#)  
*ak4497 handle size*
- #define [AK4497\\_CONTROL1](#) (0x00U)  
*define the registers offset of AK4497.*
- #define [AK4497\\_CONTROL1\\_RSTN\\_MASK](#) (0x1U)  
*define BIT info of AK4497.*
- #define [AK4497\\_I2C\\_ADDR](#) (0x11U)  
*AK4497 I2C address.*
- #define [AK4497\\_I2C\\_BITRATE](#) (1000000U)  
*AK4497 i2c baudrate.*

#### Enumerations

- enum [ak4497\\_mode\\_t](#)  
*The AK4497 playback mode.*
- enum [ak4497\\_data\\_channel\\_mode\\_t](#) {  
  [kAK4497\\_NormalMode](#) = 0x0,  
  [kAK4497\\_ExchangeMode](#) = 0x1 }  
*The Data selection of L-channel and R-channel for DSD mode, defined by SELLR bit.*
- enum [ak4497\\_dsd\\_input\\_path\\_t](#) {  
  [kAK4497\\_Path0](#) = 0x0,  
  [kAK4497\\_Path1](#) = 0x1 }  
*The data path select for DSD mode.*
- enum [ak4497\\_dsd\\_mclk\\_t](#) {  
  [kAK4497\\_mclk512fs](#) = 0x0,  
  [kAK4497\\_mclk768fs](#) = 0x1 }  
*The MCLK select for DSD mode, defined by DCKS bit.*
- enum [ak4497\\_dsd\\_dclk\\_t](#) {

```

kAK4497_dclk64fs = 0x0,
kAK4497_dclk128fs = 0x1,
kAK4497_dclk256fs = 0x2,
kAK4497_dclk512fs = 0x3 }

```

*The DCLK select for DSD mode, defined by DSDSEL[1:0].*

- enum `ak4497_dsd_playback_path_t` {  
`kAK4497_NormalPath` = 0x0,  
`kAK4497_VolumeBypass` = 0x1 }

*DSD playback path.*

- enum `ak4497_dsd_data_mute_t`  
*DSD mute flag.*
- enum `ak4497_dsd_dclk_polarity_t` {  
`kAK4497_FallingEdge` = 0x0,  
`kAK4497_RisingEdge` = 0x1 }

*DSD bclk polarity.*

- enum `ak4497_pcm_samplefreqmode_t` {  
`kAK4497_ManualSettingMode` = 0x0,  
`kAK4497_AutoSettingMode` = 0x1,  
`kAK4497_FsAutoDetectMode` = 0x2 }

*The sampling frequency mode for PCM and EXDF mode, defined by CR01[AFSD], CR00[ACKS].*

- enum `ak4497_pcm_samplefreqselect_t` {  
`kAK4497_NormalSpeed` = 0x0,  
`kAK4497_DoubleSpeed` = 0x1,  
`kAK4497_QuadSpeed` = 0x2,  
`kAK4497_OctSpeed` = 0x4,  
`kAK4497_HexSpeed` = 0x5 }

*The sampling speed select, defined by DFS[2:0].*

- enum `ak4497_pcm_sdata_format_t` {  
`kAK4497_16BitLSB` = 0x0,  
`kAK4497_20BitLSB` = 0x1,  
`kAK4497_24BitMSB` = 0x2,  
`kAK4497_16_24BitI2S` = 0x3,  
`kAK4497_24BitLSB` = 0x4,  
`kAK4497_32BitLSB` = 0x5,  
`kAK4497_32BitMSB` = 0x6,  
`kAK4497_32BitI2S` = 0x7 }

*The audio data interface modes, defined by DIF[2:0].*

- enum `ak4497_pcm_tdm_mode_t` {  
`kAK4497_Normal` = 0x0,  
`kAK4497_TDM128` = 0x1,  
`kAK4497_TDM256` = 0x2,  
`kAK4497_TDM512` = 0x3 }

*The TDM mode select, defined by TDM[1:0].*

- enum `ak4497_pcm_sds_select_t`  
*The audio data slot selection, defined by SDS[2:0].*
- enum `ak4497_module_ctrl_cmd_t` { `kAK4497_ModuleSwitchI2SInInterface` = 0U }  
*audio codec module control cmd*

- enum {  
     kAK4497\_ModuleI2SInInterfacePCM = 0U,  
     kAK4497\_ModuleI2SInInterfaceDSD = 1U }  
     *audio codec module digital interface*

## Functions

- void AK4497\_DefaultConfig (ak4497\_config\_t \*config)  
     *Default initializes AK4497.*
- status\_t AK4497\_Init (ak4497\_handle\_t \*handle, ak4497\_config\_t \*config)  
     *Initializes AK4497.*
- status\_t AK4497\_SetEncoding (ak4497\_handle\_t \*handle, uint8\_t format)  
     *Set the codec PCM mode or DSD mode based on the format info.*
- status\_t AK4497\_ConfigDataFormat (ak4497\_handle\_t \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
     *Configure the data format of audio data.*
- status\_t AK4497\_SetVolume (ak4497\_handle\_t \*handle, uint8\_t value)  
     *Set the volume of different modules in AK4497.*
- status\_t AK4497\_GetVolume (ak4497\_handle\_t \*handle, uint8\_t \*value)  
     *Get the volume of different modules in AK4497.*
- status\_t AK4497\_ModuleControl (ak4497\_handle\_t \*handle, ak4497\_module\_ctrl\_cmd\_t cmd, uint32\_t data)  
     *AK4497 codec module control.*
- status\_t AK4497\_Deinit (ak4497\_handle\_t \*handle)  
     *Deinit the AK4497 codec.*
- status\_t AK4497\_WriteReg (ak4497\_handle\_t \*handle, uint8\_t reg, uint8\_t val)  
     *Write register to AK4497 using I2C.*
- status\_t AK4497\_ReadReg (ak4497\_handle\_t \*handle, uint8\_t reg, uint8\_t \*val)  
     *Read register from AK4497 using I2C.*
- status\_t AK4497\_ModifyReg (ak4497\_handle\_t \*handle, uint8\_t reg, uint8\_t mask, uint8\_t val)  
     *Modify some bits in the register using I2C.*

## Driver version

- #define FSL\_AK4497\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 2))  
     *CLOCK driver version 2.1.2.*

## 56.6.2 Data Structure Documentation

### 56.6.2.1 struct ak4497\_dsd\_config\_t

### 56.6.2.2 struct ak4497\_pcm\_config\_t

### 56.6.2.3 struct ak4497\_config\_t

#### Data Fields

- uint8\_t [slaveAddress](#)  
*code device slave address*
- [codec\\_i2c\\_config\\_t](#) [i2cConfig](#)  
*i2c bus configuration*

### 56.6.2.4 struct ak4497\_handle\_t

#### Data Fields

- [ak4497\\_config\\_t](#) \* [config](#)  
*ak4497 config pointer*
- uint8\_t [i2cHandle](#) [[AK4497\\_I2C\\_HANDLER\\_SIZE](#)]  
*i2c handle*

## 56.6.3 Macro Definition Documentation

### 56.6.3.1 #define AK4497\_CONTROL1 (0x00U)

### 56.6.3.2 #define AK4497\_CONTROL1\_RSTN\_MASK (0x1U)

### 56.6.3.3 #define AK4497\_I2C\_ADDR (0x11U)

## 56.6.4 Enumeration Type Documentation

### 56.6.4.1 enum ak4497\_data\_channel\_mode\_t

#### Enumerator

***kAK4497\_NormalMode*** L-channel output L-channel data, R-channel output R-channel data.

***kAK4497\_ExchangeMode*** L-channel output R-channel data, R-channel output L-channel data.

#### 56.6.4.2 enum ak4497\_dsd\_input\_path\_t

Enumerator

*kAK4497\_Path0* Pin 16,17,19 used.  
*kAK4497\_Path1* Pin 3,4,5 used.

#### 56.6.4.3 enum ak4497\_dsd\_mclk\_t

Enumerator

*kAK4497\_mclk512fs* MCLK equals 512fs.  
*kAK4497\_mclk768fs* MCLK equals 768fs.

#### 56.6.4.4 enum ak4497\_dsd\_dclk\_t

Enumerator

*kAK4497\_dclk64fs* DCLK equals 64fs.  
*kAK4497\_dclk128fs* DCLK equals 128fs.  
*kAK4497\_dclk256fs* DCLK equals 256fs.  
*kAK4497\_dclk512fs* DCLK equals 512fs.

#### 56.6.4.5 enum ak4497\_dsd\_playback\_path\_t

Enumerator

*kAK4497\_NormalPath* Normal path mode.  
*kAK4497\_VolumeBypass* Volume Bypass mode.

#### 56.6.4.6 enum ak4497\_dsd\_dclk\_polarity\_t

Enumerator

*kAK4497\_FallingEdge* DSD data is output from DCLK falling edge.  
*kAK4497\_RisingEdge* DSD data is output from DCLK rising edge.

#### 56.6.4.7 enum ak4497\_pcm\_samplefreqmode\_t

Enumerator

*kAK4497\_ManualSettingMode* Manual setting mode.  
*kAK4497\_AutoSettingMode* Auto setting mode.  
*kAK4497\_FsAutoDetectMode* Auto detect mode.

#### 56.6.4.8 enum ak4497\_pcm\_samplefreqselect\_t

Enumerator

*kAK4497\_NormalSpeed* 8kHz ~ 54kHz  
*kAK4497\_DoubleSpeed* 54kHz ~ 108kHz  
*kAK4497\_QuadSpeed* 120kHz ~ 216kHz, note that value 3 also stands for Quad Speed Mode  
*kAK4497\_OctSpeed* 384kHz, note that value 6 also stands for Oct Speed Mode  
*kAK4497\_HexSpeed* 768kHz, note that value 7 also stands for Hex Speed Mode

#### 56.6.4.9 enum ak4497\_pcm\_sdata\_format\_t

Enumerator

*kAK4497\_16BitLSB* 16-bit LSB justified  
*kAK4497\_20BitLSB* 20-bit LSB justified  
*kAK4497\_24BitMSB* 24-bit MSB justified  
*kAK4497\_16\_24BitI2S* 16 and 24-bit I2S compatible  
*kAK4497\_24BitLSB* 24-bit LSB justified  
*kAK4497\_32BitLSB* 32-bit LSB justified  
*kAK4497\_32BitMSB* 32-bit MSB justified  
*kAK4497\_32BitI2S* 32-bit I2S compatible

#### 56.6.4.10 enum ak4497\_pcm\_tdm\_mode\_t

Enumerator

*kAK4497\_Normal* Normal mode.  
*kAK4497\_TDM128* BCLK is fixed to 128fs.  
*kAK4497\_TDM256* BCLK is fixed to 256fs.  
*kAK4497\_TDM512* BCLK is fixed to 512fs.

#### 56.6.4.11 enum ak4497\_module\_ctrl\_cmd\_t

Enumerator

*kAK4497\_ModuleSwitchI2SInInterface* module digital interface switch.

#### 56.6.4.12 anonymous enum

Enumerator

*kAK4497\_ModuleI2SInInterfacePCM* Pcm interface.  
*kAK4497\_ModuleI2SInInterfaceDSD* DSD interface.

## 56.6.5 Function Documentation

56.6.5.1 void AK4497\_DefaultConfig ( ak4497\_config\_t \* *config* )



Parameters

<i>config</i>	AK4497 configure structure.
---------------	-----------------------------

#### 56.6.5.2 status\_t AK4497\_Init ( ak4497\_handle\_t \* *handle*, ak4497\_config\_t \* *config* )

Parameters

<i>handle</i>	AK4497 handle structure.
<i>config</i>	AK4497 configure structure.

#### 56.6.5.3 status\_t AK4497\_SetEncoding ( ak4497\_handle\_t \* *handle*, uint8\_t *format* )

This function would configure the codec playback mode.

Parameters

<i>handle</i>	AK4497 handle structure pointer.
<i>format</i>	info.

#### 56.6.5.4 status\_t AK4497\_ConfigDataFormat ( ak4497\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	AK4497 handle structure pointer.
<i>mclk</i>	system clock of the codec which can be generated by MCLK or PLL output.
<i>sampleRate</i>	Sample rate of audio file running in AK4497.
<i>bitWidth</i>	Bit depth of audio file.

#### 56.6.5.5 status\_t AK4497\_SetVolume ( ak4497\_handle\_t \* *handle*, uint8\_t *value* )

This function would set the volume of AK4497 modules. Users need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	AK4497 handle structure.
<i>value</i>	Volume value need to be set.

**56.6.5.6 status\_t AK4497\_GetVolume ( ak4497\_handle\_t \* *handle*, uint8\_t \* *value* )**

This function gets the volume of AK4497. Users need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	AK4497 handle structure.
<i>value</i>	volume value

## Returns

value value of the module.

**56.6.5.7 status\_t AK4497\_ModuleControl ( ak4497\_handle\_t \* *handle*, ak4497\_module\_ctrl\_cmd\_t *cmd*, uint32\_t *data* )**

## Parameters

<i>handle</i>	AK4497 handle structure pointer.
<i>cmd</i>	module control command, support cmd kAK4497_ModuleSwitchDigitalInterface.
<i>data</i>	control data, support data kCODEC_ModuleDigitalInterfacePCM/kCODEC_-ModuleDigitalInterfaceDSD.

**56.6.5.8 status\_t AK4497\_Deinit ( ak4497\_handle\_t \* *handle* )**

This function close all modules in AK4497 to save power.

## Parameters

<i>handle</i>	AK4497 handle structure pointer.
---------------	----------------------------------

#### 56.6.5.9 **status\_t AK4497\_WriteReg ( ak4497\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t *val* )**

Parameters

<i>handle</i>	AK4497 handle structure.
<i>reg</i>	The register address in AK4497.
<i>val</i>	Value needs to write into the register.

#### 56.6.5.10 **status\_t AK4497\_ReadReg ( ak4497\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t \* *val* )**

Parameters

<i>handle</i>	AK4497 handle structure.
<i>reg</i>	The register address in AK4497.
<i>val</i>	Value written to.

#### 56.6.5.11 **status\_t AK4497\_ModifyReg ( ak4497\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t *mask*, uint8\_t *val* )**

Parameters

<i>handle</i>	AK4497 handle structure.
<i>reg</i>	The register address in AK4497.
<i>mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## 56.7 Cs42448

### 56.7.1 Overview

#### Data Structures

- struct [cs42448\\_audio\\_format\\_t](#)  
*cs42448 audio format [More...](#)*
- struct [cs42448\\_config\\_t](#)  
*Initialize structure of CS42448. [More...](#)*
- struct [cs42448\\_handle\\_t](#)  
*cs42448 handler [More...](#)*

#### Macros

- #define [CS42448\\_I2C\\_HANDLER\\_SIZE](#) [CODEC\\_I2C\\_MASTER\\_HANDLER\\_SIZE](#)  
*CS42448 handle size.*
- #define [CS42448\\_ID](#) 0x01U  
*Define the register address of CS42448.*
- #define [CS42448\\_AOUT\\_MAX\\_VOLUME\\_VALUE](#) 0xFFU  
*CS42448 volume setting range.*
- #define [CS42448\\_CACHEREGNUM](#) 28U  
*Cache register number.*
- #define [CS42448\\_I2C\\_ADDR](#) 0x48U  
*CS42448 I2C address.*
- #define [CS42448\\_I2C\\_BITRATE](#) (100000U)  
*CS42448 I2C baudrate.*

#### Typedefs

- typedef void(\* [cs42448\\_reset](#))(bool state)  
*cs42448 reset function pointer*

#### Enumerations

- enum [cs42448\\_func\\_mode](#) {  
    [kCS42448\\_ModeMasterSSM](#) = 0x0,  
    [kCS42448\\_ModeMasterDSM](#) = 0x1,  
    [kCS42448\\_ModeMasterQSM](#) = 0x2,  
    [kCS42448\\_ModeSlave](#) = 0x3 }  
*CS42448 support modes.*
- enum [cs42448\\_module\\_t](#) {

```

kCS42448_ModuleDACPair1 = 0x2,
kCS42448_ModuleDACPair2 = 0x4,
kCS42448_ModuleDACPair3 = 0x8,
kCS42448_ModuleDACPair4 = 0x10,
kCS42448_ModuleADCPair1 = 0x20,
kCS42448_ModuleADCPair2 = 0x40,
kCS42448_ModuleADCPair3 = 0x80 }

```

*Modules in CS42448 board.*

- enum cs42448\_bus\_t {
 kCS42448\_BusLeftJustified = 0x0,
 kCS42448\_BusI2S = 0x1,
 kCS42448\_BusRightJustified = 0x2,
 kCS42448\_BusOL1 = 0x4,
 kCS42448\_BusOL2 = 0x5,
 kCS42448\_BusTDM = 0x6 }

*CS42448 supported audio bus type.*

- enum {
 kCS42448\_AOUT1 = 1U,
 kCS42448\_AOUT2 = 2U,
 kCS42448\_AOUT3 = 3U,
 kCS42448\_AOUT4 = 4U,
 kCS42448\_AOUT5 = 5U,
 kCS42448\_AOUT6 = 6U,
 kCS42448\_AOUT7 = 7U,
 kCS42448\_AOUT8 = 8U }

*CS424488 play channel.*

## Functions

- status\_t CS42448\_Init (cs42448\_handle\_t \*handle, cs42448\_config\_t \*config)
 

*CS42448 initialize function.*
- status\_t CS42448\_Deinit (cs42448\_handle\_t \*handle)
 

*Deinit the CS42448 codec.*
- status\_t CS42448\_SetProtocol (cs42448\_handle\_t \*handle, cs42448\_bus\_t protocol, uint32\_t bit-Width)
 

*Set the audio transfer protocol.*
- void CS42448\_SetFuncMode (cs42448\_handle\_t \*handle, cs42448\_func\_mode mode)
 

*Set CS42448 to differernt working mode.*
- status\_t CS42448\_SelectFunctionalMode (cs42448\_handle\_t \*handle, cs42448\_func\_mode adc-Mode, cs42448\_func\_mode dacMode)
 

*Set CS42448 to differernt functional mode.*
- status\_t CS42448\_SetAOUTVolume (cs42448\_handle\_t \*handle, uint8\_t channel, uint8\_t volume)
 

*Set the volume of different modules in CS42448.*
- status\_t CS42448\_SetAINVolume (cs42448\_handle\_t \*handle, uint8\_t channel, uint8\_t volume)
 

*Set the volume of different modules in CS42448.*
- uint8\_t CS42448\_GetAOUTVolume (cs42448\_handle\_t \*handle, uint8\_t channel)

- *Get the volume of different AOUT channel in CS42448.*  
 • `uint8_t CS42448_GetAINVolume (cs42448_handle_t *handle, uint8_t channel)`
- *Get the volume of different AIN channel in CS42448.*  
 • `status_t CS42448_SetMute (cs42448_handle_t *handle, uint8_t channelMask)`
- *Mute modules in CS42448.*  
 • `status_t CS42448_SetChannelMute (cs42448_handle_t *handle, uint8_t channel, bool isMute)`
- *Mute channel modules in CS42448.*  
 • `status_t CS42448_SetModule (cs42448_handle_t *handle, cs42448_module_t module, bool isEnabled)`
- *Enable/disable expected devices.*  
 • `status_t CS42448_ConfigDataFormat (cs42448_handle_t *handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits)`
- *Configure the data format of audio data.*  
 • `status_t CS42448_WriteReg (cs42448_handle_t *handle, uint8_t reg, uint8_t val)`
- *Write register to CS42448 using I2C.*  
 • `status_t CS42448_ReadReg (cs42448_handle_t *handle, uint8_t reg, uint8_t *val)`
- *Read register from CS42448 using I2C.*  
 • `status_t CS42448_ModifyReg (cs42448_handle_t *handle, uint8_t reg, uint8_t mask, uint8_t val)`
- *Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_CS42448_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))`  
*cs42448 driver version 2.0.1.*

## 56.7.2 Data Structure Documentation

### 56.7.2.1 struct cs42448\_audio\_format\_t

#### Data Fields

- `uint32_t mclk_HZ`  
*master clock frequency*
- `uint32_t sampleRate`  
*sample rate*
- `uint32_t bitWidth`  
*bit width*

### 56.7.2.2 struct cs42448\_config\_t

#### Data Fields

- `cs42448_bus_t bus`  
*Audio transfer protocol.*
- `cs42448_audio_format_t format`  
*cs42448 audio format*

- `cs42448_func_mode` `ADCMode`  
*CS42448 ADC function mode.*
- `cs42448_func_mode` `DACMode`  
*CS42448 DAC function mode.*
- `bool` `master`  
*true is master, false is slave*
- `codec_i2c_config_t` `i2cConfig`  
*i2c bus configuration*
- `uint8_t` `slaveAddress`  
*slave address*
- `cs42448_reset` `reset`  
*reset function pointer*

### Field Documentation

(1) `cs42448_func_mode` `cs42448_config_t::ADCMode`

(2) `cs42448_func_mode` `cs42448_config_t::DACMode`

### 56.7.2.3 struct `cs42448_handle_t`

#### Data Fields

- `cs42448_config_t` \* `config`  
*cs42448 config pointer*
- `uint8_t` `i2cHandle` [`CS42448_I2C_HANDLER_SIZE`]  
*i2c handle pointer*

### 56.7.3 Macro Definition Documentation

56.7.3.1 `#define FSL_CS42448_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))`

56.7.3.2 `#define CS42448_ID 0x01U`

56.7.3.3 `#define CS42448_I2C_ADDR 0x48U`

### 56.7.4 Enumeration Type Documentation

#### 56.7.4.1 enum `cs42448_func_mode`

##### Enumerator

`kCS42448_ModeMasterSSM` master single speed mode  
`kCS42448_ModeMasterDSM` master dual speed mode  
`kCS42448_ModeMasterQSM` master quad speed mode  
`kCS42448_ModeSlave` master single speed mode

### 56.7.4.2 enum cs42448\_module\_t

Enumerator

***kCS42448\_ModuleDACPair1*** DAC pair1 (AOUT1 and AOUT2) module in CS42448.  
***kCS42448\_ModuleDACPair2*** DAC pair2 (AOUT3 and AOUT4) module in CS42448.  
***kCS42448\_ModuleDACPair3*** DAC pair3 (AOUT5 and AOUT6) module in CS42448.  
***kCS42448\_ModuleDACPair4*** DAC pair4 (AOUT7 and AOUT8) module in CS42448.  
***kCS42448\_ModuleADCPair1*** ADC pair1 (AIN1 and AIN2) module in CS42448.  
***kCS42448\_ModuleADCPair2*** ADC pair2 (AIN3 and AIN4) module in CS42448.  
***kCS42448\_ModuleADCPair3*** ADC pair3 (AIN5 and AIN6) module in CS42448.

### 56.7.4.3 enum cs42448\_bus\_t

Enumerator

***kCS42448\_BusLeftJustified*** Left justified format, up to 24 bits.  
***kCS42448\_BusI2S*** I2S format, up to 24 bits.  
***kCS42448\_BusRightJustified*** Right justified, can support 16bits and 24 bits.  
***kCS42448\_BusOL1*** One-Line #1 mode.  
***kCS42448\_BusOL2*** One-Line #2 mode.  
***kCS42448\_BusTDM*** TDM mode.

### 56.7.4.4 anonymous enum

Enumerator

***kCS42448\_AOUT1*** aout1  
***kCS42448\_AOUT2*** aout2  
***kCS42448\_AOUT3*** aout3  
***kCS42448\_AOUT4*** aout4  
***kCS42448\_AOUT5*** aout5  
***kCS42448\_AOUT6*** aout6  
***kCS42448\_AOUT7*** aout7  
***kCS42448\_AOUT8*** aout8

## 56.7.5 Function Documentation

### 56.7.5.1 status\_t CS42448\_Init ( cs42448\_handle\_t \* *handle*, cs42448\_config\_t \* *config* )

The second parameter is NULL to CS42448 in this version. If users want to change the settings, they have to use cs42448\_write\_reg() or cs42448\_modify\_reg() to set the register value of CS42448. Note: If the codec\_config is NULL, it would initialize CS42448 using default settings. The default setting: codec\_config->bus = kCS42448\_BusI2S codec\_config->ADCmode = kCS42448\_ModeSlave codec\_config->DACmode = kCS42448\_ModeSlave



## Parameters

<i>handle</i>	CS42448 handle structure.
<i>config</i>	CS42448 configuration structure.

**56.7.5.2 status\_t CS42448\_Deinit ( cs42448\_handle\_t \* *handle* )**

This function close all modules in CS42448 to save power.

## Parameters

<i>handle</i>	CS42448 handle structure pointer.
---------------	-----------------------------------

**56.7.5.3 status\_t CS42448\_SetProtocol ( cs42448\_handle\_t \* *handle*, cs42448\_bus\_t *protocol*, uint32\_t *bitWidth* )**

CS42448 only supports I2S, left justified, right justified, PCM A, PCM B format.

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>protocol</i>	Audio data transfer protocol.
<i>bitWidth</i>	bit width

**56.7.5.4 void CS42448\_SetFuncMode ( cs42448\_handle\_t \* *handle*, cs42448\_func\_mode *mode* )**

**Deprecated** api, Do not use it anymore. It has been superceded by [CS42448\\_SelectFunctionalMode](#).

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>mode</i>	different working mode of CS42448.

**56.7.5.5 status\_t CS42448\_SelectFunctionalMode ( cs42448\_handle\_t \* *handle*, cs42448\_func\_mode *adcMode*, cs42448\_func\_mode *dacMode* )**

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>adcMode</i>	different working mode of CS42448.
<i>dacMode</i>	different working mode of CS42448.

#### 56.7.5.6 **status\_t CS42448\_SetAOUTVolume ( cs42448\_handle\_t \* *handle*, uint8\_t *channel*, uint8\_t *volume* )**

This function would set the volume of CS42448 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>channel</i>	AOUT channel, it shall be 1~8.
<i>volume</i>	Volume value need to be set.

#### 56.7.5.7 **status\_t CS42448\_SetAINVolume ( cs42448\_handle\_t \* *handle*, uint8\_t *channel*, uint8\_t *volume* )**

This function would set the volume of CS42448 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>channel</i>	AIN channel, it shall be 1~4.
<i>volume</i>	Volume value need to be set.

#### 56.7.5.8 **uint8\_t CS42448\_GetAOUTVolume ( cs42448\_handle\_t \* *handle*, uint8\_t *channel* )**

This function gets the volume of CS42448 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>channel</i>	AOUT channel, it shall be 1~8.

#### 56.7.5.9 uint8\_t CS42448\_GetAINVolume ( cs42448\_handle\_t \* *handle*, uint8\_t *channel* )

This function gets the volume of CS42448 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>channel</i>	AIN channel, it shall be 1~4.

#### 56.7.5.10 status\_t CS42448\_SetMute ( cs42448\_handle\_t \* *handle*, uint8\_t *channelMask* )

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>channelMask</i>	Channel mask for mute. Mute channel 0, it shall be 0x1, while mute channel 0 and 1, it shall be 0x3. Mute all channel, it shall be 0xFF. Each bit represent one channel, 1 means mute, 0 means unmute.

#### 56.7.5.11 status\_t CS42448\_SetChannelMute ( cs42448\_handle\_t \* *handle*, uint8\_t *channel*, bool *isMute* )

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>channel</i>	reference _cs42448_play_channel.
<i>isMute</i>	true is mute, false is unmute.

#### 56.7.5.12 status\_t CS42448\_SetModule ( cs42448\_handle\_t \* *handle*, cs42448\_module\_t *module*, bool *isEnabled* )

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>module</i>	Module expected to enable.
<i>isEnabled</i>	Enable or disable moudles.

### 56.7.5.13 **status\_t CS42448\_ConfigDataFormat ( cs42448\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sample\_rate*, uint32\_t *bits* )**

This function would configure the registers about the sample rate, bit depths.

## Parameters

<i>handle</i>	CS42448 handle structure pointer.
<i>mclk</i>	Master clock frequency of I2S.
<i>sample_rate</i>	Sample rate of audio file running in CS42448. CS42448 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (CS42448 only supports 16bit, 20bit, 24bit and 32 bit in HW).

### 56.7.5.14 **status\_t CS42448\_WriteReg ( cs42448\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t *val* )**

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>reg</i>	The register address in CS42448.
<i>val</i>	Value needs to write into the register.

### 56.7.5.15 **status\_t CS42448\_ReadReg ( cs42448\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t \* *val* )**

## Parameters

<i>handle</i>	CS42448 handle structure.
<i>reg</i>	The register address in CS42448.
<i>val</i>	Value written to.

**56.7.5.16** `status_t CS42448_ModifyReg ( cs42448_handle_t * handle, uint8_t reg, uint8_t mask, uint8_t val )`

Parameters

<i>handle</i>	CS42448 handle structure.
<i>reg</i>	The register address in CS42448.
<i>mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## 56.8 Cs42888

### 56.8.1 Overview

#### Data Structures

- struct [cs42888\\_audio\\_format\\_t](#)  
*cs42888 audio format [More...](#)*
- struct [cs42888\\_config\\_t](#)  
*Initialize structure of CS42888. [More...](#)*
- struct [cs42888\\_handle\\_t](#)  
*cs42888 handler [More...](#)*

#### Macros

- #define [CS42888\\_I2C\\_HANDLER\\_SIZE](#) [CODEC\\_I2C\\_MASTER\\_HANDLER\\_SIZE](#)  
*CS42888 handle size.*
- #define [CS42888\\_ID](#) 0x01U  
*Define the register address of CS42888.*
- #define [CS42888\\_AOUT\\_MAX\\_VOLUME\\_VALUE](#) 0xFFU  
*CS42888 volume setting range.*
- #define [CS42888\\_CACHEREGNUM](#) 28U  
*Cache register number.*
- #define [CS42888\\_I2C\\_ADDR](#) 0x48U  
*CS42888 I2C address.*
- #define [CS42888\\_I2C\\_BITRATE](#) (100000U)  
*CS42888 I2C baudrate.*

#### Typedefs

- typedef void(\* [cs42888\\_reset](#))(bool state)  
*cs42888 reset function pointer*

#### Enumerations

- enum [cs42888\\_func\\_mode](#) {  
    [kCS42888\\_ModeMasterSSM](#) = 0x0,  
    [kCS42888\\_ModeMasterDSM](#) = 0x1,  
    [kCS42888\\_ModeMasterQSM](#) = 0x2,  
    [kCS42888\\_ModeSlave](#) = 0x3 }  
*CS42888 support modes.*
- enum [cs42888\\_module\\_t](#) {

```

kCS42888_ModuleDACPair1 = 0x2,
kCS42888_ModuleDACPair2 = 0x4,
kCS42888_ModuleDACPair3 = 0x8,
kCS42888_ModuleDACPair4 = 0x10,
kCS42888_ModuleADCPair1 = 0x20,
kCS42888_ModuleADCPair2 = 0x40 }

```

*Modules in CS42888 board.*

- enum `cs42888_bus_t` {  
`kCS42888_BusLeftJustified` = 0x0,  
`kCS42888_BusI2S` = 0x1,  
`kCS42888_BusRightJustified` = 0x2,  
`kCS42888_BusOL1` = 0x4,  
`kCS42888_BusOL2` = 0x5,  
`kCS42888_BusTDM` = 0x6 }

*CS42888 supported audio bus type.*

- enum {  
`kCS42888_AOUT1` = 1U,  
`kCS42888_AOUT2` = 2U,  
`kCS42888_AOUT3` = 3U,  
`kCS42888_AOUT4` = 4U,  
`kCS42888_AOUT5` = 5U,  
`kCS42888_AOUT6` = 6U,  
`kCS42888_AOUT7` = 7U,  
`kCS42888_AOUT8` = 8U }

*CS42888 play channel.*

## Functions

- `status_t CS42888_Init` (`cs42888_handle_t` \*handle, `cs42888_config_t` \*config)  
*CS42888 initialize function.*
- `status_t CS42888_Deinit` (`cs42888_handle_t` \*handle)  
*Deinit the CS42888 codec.*
- `status_t CS42888_SetProtocol` (`cs42888_handle_t` \*handle, `cs42888_bus_t` protocol, `uint32_t` bit-Width)  
*Set the audio transfer protocol.*
- `void CS42888_SetFuncMode` (`cs42888_handle_t` \*handle, `cs42888_func_mode` mode)  
*Set CS42888 to differernt working mode.*
- `status_t CS42888_SelectFunctionalMode` (`cs42888_handle_t` \*handle, `cs42888_func_mode` adc-Mode, `cs42888_func_mode` dacMode)  
*Set CS42888 to differernt functional mode.*
- `status_t CS42888_SetAOUTVolume` (`cs42888_handle_t` \*handle, `uint8_t` channel, `uint8_t` volume)  
*Set the volume of different modules in CS42888.*
- `status_t CS42888_SetAINVolume` (`cs42888_handle_t` \*handle, `uint8_t` channel, `uint8_t` volume)  
*Set the volume of different modules in CS42888.*
- `uint8_t CS42888_GetAOUTVolume` (`cs42888_handle_t` \*handle, `uint8_t` channel)  
*Get the volume of different AOUT channel in CS42888.*
- `uint8_t CS42888_GetAINVolume` (`cs42888_handle_t` \*handle, `uint8_t` channel)

- *Get the volume of different AIN channel in CS42888.*
- `status_t CS42888_SetMute (cs42888_handle_t *handle, uint8_t channelMask)`  
*Mute modules in CS42888.*
- `status_t CS42888_SetChannelMute (cs42888_handle_t *handle, uint8_t channel, bool isMute)`  
*Mute channel modules in CS42888.*
- `status_t CS42888_SetModule (cs42888_handle_t *handle, cs42888_module_t module, bool isEnabled)`  
*Enable/disable expected devices.*
- `status_t CS42888_ConfigDataFormat (cs42888_handle_t *handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits)`  
*Configure the data format of audio data.*
- `status_t CS42888_WriteReg (cs42888_handle_t *handle, uint8_t reg, uint8_t val)`  
*Write register to CS42888 using I2C.*
- `status_t CS42888_ReadReg (cs42888_handle_t *handle, uint8_t reg, uint8_t *val)`  
*Read register from CS42888 using I2C.*
- `status_t CS42888_ModifyReg (cs42888_handle_t *handle, uint8_t reg, uint8_t mask, uint8_t val)`  
*Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_CS42888_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`  
*cs42888 driver version 2.1.3.*

## 56.8.2 Data Structure Documentation

### 56.8.2.1 struct cs42888\_audio\_format\_t

#### Data Fields

- `uint32_t mclk_HZ`  
*master clock frequency*
- `uint32_t sampleRate`  
*sample rate*
- `uint32_t bitWidth`  
*bit width*

### 56.8.2.2 struct cs42888\_config\_t

#### Data Fields

- `cs42888_bus_t bus`  
*Audio transfer protocol.*
- `cs42888_audio_format_t format`  
*cs42888 audio format*
- `cs42888_func_mode_t mode`  
*CS42888 ADC function mode.*



- `cs42888_func_mode DACMode`  
*CS42888 DAC function mode.*
- `bool master`  
*true is master; false is slave*
- `codec_i2c_config_t i2cConfig`  
*i2c bus configuration*
- `uint8_t slaveAddress`  
*slave address*
- `cs42888_reset reset`  
*reset function pointer*

### Field Documentation

(1) `cs42888_func_mode cs42888_config_t::ADCMode`

(2) `cs42888_func_mode cs42888_config_t::DACMode`

### 56.8.2.3 struct cs42888\_handle\_t

#### Data Fields

- `cs42888_config_t * config`  
*cs42888 config pointer*
- `uint8_t i2cHandle [CS42888_I2C_HANDLER_SIZE]`  
*i2c handle pointer*

### 56.8.3 Macro Definition Documentation

56.8.3.1 `#define FSL_CS42888_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`

56.8.3.2 `#define CS42888_ID 0x01U`

56.8.3.3 `#define CS42888_I2C_ADDR 0x48U`

### 56.8.4 Enumeration Type Documentation

56.8.4.1 `enum cs42888_func_mode`

#### Enumerator

***kCS42888\_ModeMasterSSM*** master single speed mode  
***kCS42888\_ModeMasterDSM*** master dual speed mode  
***kCS42888\_ModeMasterQSM*** master quad speed mode  
***kCS42888\_ModeSlave*** master single speed mode

#### 56.8.4.2 enum cs42888\_module\_t

Enumerator

***kCS42888\_ModuleDACPair1*** DAC pair1 (AOUT1 and AOUT2) module in CS42888.  
***kCS42888\_ModuleDACPair2*** DAC pair2 (AOUT3 and AOUT4) module in CS42888.  
***kCS42888\_ModuleDACPair3*** DAC pair3 (AOUT5 and AOUT6) module in CS42888.  
***kCS42888\_ModuleDACPair4*** DAC pair4 (AOUT7 and AOUT8) module in CS42888.  
***kCS42888\_ModuleADCPair1*** ADC pair1 (AIN1 and AIN2) module in CS42888.  
***kCS42888\_ModuleADCPair2*** ADC pair2 (AIN3 and AIN4) module in CS42888.

#### 56.8.4.3 enum cs42888\_bus\_t

Enumerator

***kCS42888\_BusLeftJustified*** Left justified format, up to 24 bits.  
***kCS42888\_BusI2S*** I2S format, up to 24 bits.  
***kCS42888\_BusRightJustified*** Right justified, can support 16bits and 24 bits.  
***kCS42888\_BusOL1*** One-Line #1 mode.  
***kCS42888\_BusOL2*** One-Line #2 mode.  
***kCS42888\_BusTDM*** TDM mode.

#### 56.8.4.4 anonymous enum

Enumerator

***kCS42888\_AOUT1*** aout1  
***kCS42888\_AOUT2*** aout2  
***kCS42888\_AOUT3*** aout3  
***kCS42888\_AOUT4*** aout4  
***kCS42888\_AOUT5*** aout5  
***kCS42888\_AOUT6*** aout6  
***kCS42888\_AOUT7*** aout7  
***kCS42888\_AOUT8*** aout8

### 56.8.5 Function Documentation

#### 56.8.5.1 status\_t CS42888\_Init ( cs42888\_handle\_t \* *handle*, cs42888\_config\_t \* *config* )

The second parameter is NULL to CS42888 in this version. If users want to change the settings, they have to use cs42888\_write\_reg() or cs42888\_modify\_reg() to set the register value of CS42888. Note: If the codec\_config is NULL, it would initialize CS42888 using default settings. The default setting: codec\_config->bus = kCS42888\_BusI2S codec\_config->ADCmode = kCS42888\_ModeSlave codec\_config->DACmode = kCS42888\_ModeSlave

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>config</i>	CS42888 configuration structure.

**56.8.5.2 status\_t CS42888\_Deinit ( cs42888\_handle\_t \* *handle* )**

This function close all modules in CS42888 to save power.

## Parameters

<i>handle</i>	CS42888 handle structure pointer.
---------------	-----------------------------------

**56.8.5.3 status\_t CS42888\_SetProtocol ( cs42888\_handle\_t \* *handle*, cs42888\_bus\_t *protocol*, uint32\_t *bitWidth* )**

CS42888 only supports I2S, left justified, right justified, PCM A, PCM B format.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>protocol</i>	Audio data transfer protocol.
<i>bitWidth</i>	bit width

**56.8.5.4 void CS42888\_SetFuncMode ( cs42888\_handle\_t \* *handle*, cs42888\_func\_mode *mode* )**

**Deprecated** api, Do not use it anymore. It has been superceded by [CS42888\\_SelectFunctionalMode](#).

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>mode</i>	different working mode of CS42888.

**56.8.5.5 status\_t CS42888\_SelectFunctionalMode ( cs42888\_handle\_t \* *handle*, cs42888\_func\_mode *adcMode*, cs42888\_func\_mode *dacMode* )**

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>adcMode</i>	different working mode of CS42888.
<i>dacMode</i>	different working mode of CS42888.

#### 56.8.5.6 **status\_t CS42888\_SetAOUTVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel*, uint8\_t *volume* )**

This function would set the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AOUT channel, it shall be 1~8.
<i>volume</i>	Volume value need to be set.

#### 56.8.5.7 **status\_t CS42888\_SetAINVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel*, uint8\_t *volume* )**

This function would set the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AIN channel, it shall be 1~4.
<i>volume</i>	Volume value need to be set.

#### 56.8.5.8 **uint8\_t CS42888\_GetAOUTVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel* )**

This function gets the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AOUT channel, it shall be 1~8.

**56.8.5.9 uint8\_t CS42888\_GetAINVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel* )**

This function gets the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	AIN channel, it shall be 1~4.

**56.8.5.10 status\_t CS42888\_SetMute ( cs42888\_handle\_t \* *handle*, uint8\_t *channelMask* )**

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channelMask</i>	Channel mask for mute. Mute channel 0, it shall be 0x1, while mute channel 0 and 1, it shall be 0x3. Mute all channel, it shall be 0xFF. Each bit represent one channel, 1 means mute, 0 means unmute.

**56.8.5.11 status\_t CS42888\_SetChannelMute ( cs42888\_handle\_t \* *handle*, uint8\_t *channel*, bool *isMute* )**

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>channel</i>	reference _cs42888_play_channel.
<i>isMute</i>	true is mute, false is unmute.

**56.8.5.12 status\_t CS42888\_SetModule ( cs42888\_handle\_t \* *handle*, cs42888\_module\_t *module*, bool *isEnabled* )**

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>module</i>	Module expected to enable.
<i>isEnabled</i>	Enable or disable moudles.

### 56.8.5.13 **status\_t CS42888\_ConfigDataFormat ( cs42888\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sample\_rate*, uint32\_t *bits* )**

This function would configure the registers about the sample rate, bit depths.

## Parameters

<i>handle</i>	CS42888 handle structure pointer.
<i>mclk</i>	Master clock frequency of I2S.
<i>sample_rate</i>	Sample rate of audio file running in CS42888. CS42888 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (CS42888 only supports 16bit, 20bit, 24bit and 32 bit in HW).

### 56.8.5.14 **status\_t CS42888\_WriteReg ( cs42888\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t *val* )**

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>reg</i>	The register address in CS42888.
<i>val</i>	Value needs to write into the register.

### 56.8.5.15 **status\_t CS42888\_ReadReg ( cs42888\_handle\_t \* *handle*, uint8\_t *reg*, uint8\_t \* *val* )**

## Parameters

<i>handle</i>	CS42888 handle structure.
<i>reg</i>	The register address in CS42888.
<i>val</i>	Value written to.

**56.8.5.16** `status_t CS42888_ModifyReg ( cs42888_handle_t * handle, uint8_t reg, uint8_t mask, uint8_t val )`

Parameters

<i>handle</i>	CS42888 handle structure.
<i>reg</i>	The register address in CS42888.
<i>mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## 56.9 Da7212

### 56.9.1 Overview

#### Data Structures

- struct [da7212\\_pll\\_config\\_t](#)  
*da7212 pll configuration [More...](#)*
- struct [da7212\\_audio\\_format\\_t](#)  
*da7212 audio format [More...](#)*
- struct [da7212\\_config\\_t](#)  
*DA7212 configure structure. [More...](#)*
- struct [da7212\\_handle\\_t](#)  
*da7212 codec handler [More...](#)*

#### Macros

- #define [DA7212\\_I2C\\_HANDLER\\_SIZE](#) [CODEC\\_I2C\\_MASTER\\_HANDLER\\_SIZE](#)  
*da7212 handle size*
- #define [DA7212\\_ADDRESS](#) (0x1A)  
*DA7212 I2C address.*
- #define [DA7212\\_HEADPHONE\\_MAX\\_VOLUME\\_VALUE](#) 0x3FU  
*da7212 volume setting range*

#### Enumerations

- enum [da7212\\_input\\_t](#) {  
  [kDA7212\\_Input\\_AUX](#) = 0x0,  
  [kDA7212\\_Input\\_MIC1\\_Dig](#),  
  [kDA7212\\_Input\\_MIC1\\_An](#),  
  [kDA7212\\_Input\\_MIC2](#) }  
*DA7212 input source select.*
- enum [\\_da7212\\_play\\_channel](#) {  
  [kDA7212\\_HeadphoneLeft](#) = 1U,  
  [kDA7212\\_HeadphoneRight](#) = 2U,  
  [kDA7212\\_Speaker](#) = 4U }  
*da7212 play channel*
- enum [da7212\\_output\\_t](#) {  
  [kDA7212\\_Output\\_HP](#) = 0x0,  
  [kDA7212\\_Output\\_SP](#) }  
*DA7212 output device select.*
- enum [\\_da7212\\_module](#) {  
  [kDA7212\\_ModuleADC](#),  
  [kDA7212\\_ModuleDAC](#),  
  [kDA7212\\_ModuleHeadphone](#),  
  [kDA7212\\_ModuleSpeaker](#) }



*DA7212 module.*

- enum `da7212_dac_source_t` {  
`kDA7212_DACSourceADC` = 0x0U,  
`kDA7212_DACSourceInputStream` = 0x3U }

*DA7212 functionality.*

- enum `da7212_volume_t` {  
`kDA7212_DACGainMute` = 0x7,  
`kDA7212_DACGainM72DB` = 0x17,  
`kDA7212_DACGainM60DB` = 0x1F,  
`kDA7212_DACGainM54DB` = 0x27,  
`kDA7212_DACGainM48DB` = 0x2F,  
`kDA7212_DACGainM42DB` = 0x37,  
`kDA7212_DACGainM36DB` = 0x3F,  
`kDA7212_DACGainM30DB` = 0x47,  
`kDA7212_DACGainM24DB` = 0x4F,  
`kDA7212_DACGainM18DB` = 0x57,  
`kDA7212_DACGainM12DB` = 0x5F,  
`kDA7212_DACGainM6DB` = 0x67,  
`kDA7212_DACGain0DB` = 0x6F,  
`kDA7212_DACGain6DB` = 0x77,  
`kDA7212_DACGain12DB` = 0x7F }

*DA7212 volume.*

- enum `da7212_protocol_t` {  
`kDA7212_BusI2S` = 0x0,  
`kDA7212_BusLeftJustified`,  
`kDA7212_BusRightJustified`,  
`kDA7212_BusDSPMode` }

*The audio data transfer protocol choice.*

- enum `da7212_sys_clk_source_t` {  
`kDA7212_SysClkSourceMCLK` = 0U,  
`kDA7212_SysClkSourcePLL` = 1U << 14 }

*da7212 system clock source*

- enum `da7212_pll_clk_source_t` { `kDA7212_PLLClkSourceMCLK` = 0U }

*DA7212 pll clock source.*

- enum `da7212_pll_out_clk_t` {  
`kDA7212_PLLOutputClk11289600` = 11289600U,  
`kDA7212_PLLOutputClk12288000` = 12288000U }

*DA7212 output clock frequency.*

- enum `da7212_master_bits_t` {  
`kDA7212_MasterBits32PerFrame` = 0U,  
`kDA7212_MasterBits64PerFrame` = 1U,  
`kDA7212_MasterBits128PerFrame` = 2U,  
`kDA7212_MasterBits256PerFrame` = 3U }

*master mode bits per frame*

## Functions

- `status_t DA7212_Init (da7212_handle_t *handle, da7212_config_t *codecConfig)`  
*DA7212 initialize function.*
- `status_t DA7212_ConfigAudioFormat (da7212_handle_t *handle, uint32_t masterClock_Hz, uint32_t sampleRate_Hz, uint32_t dataBits)`  
*Set DA7212 audio format.*
- `status_t DA7212_SetPLLConfig (da7212_handle_t *handle, da7212_pll_config_t *config)`  
*DA7212 set PLL configuration This function will enable the GPIO1 FLL clock output function, so user can see the generated fll output clock frequency from WM8904 GPIO1.*
- `void DA7212_ChangeHPVolume (da7212_handle_t *handle, da7212_volume_t volume)`  
*Set DA7212 playback volume.*
- `void DA7212_Mute (da7212_handle_t *handle, bool isMuted)`  
*Mute or unmute DA7212.*
- `void DA7212_ChangeInput (da7212_handle_t *handle, da7212_input_t DA7212_Input)`  
*Set the input data source of DA7212.*
- `void DA7212_ChangeOutput (da7212_handle_t *handle, da7212_output_t DA7212_Output)`  
*Set the output device of DA7212.*
- `status_t DA7212_SetChannelVolume (da7212_handle_t *handle, uint32_t channel, uint32_t volume)`  
*Set module volume.*
- `status_t DA7212_SetChannelMute (da7212_handle_t *handle, uint32_t channel, bool isMute)`  
*Set module mute.*
- `status_t DA7212_SetProtocol (da7212_handle_t *handle, da7212_protocol_t protocol)`  
*Set protocol for DA7212.*
- `status_t DA7212_SetMasterModeBits (da7212_handle_t *handle, uint32_t bitWidth)`  
*Set master mode bits per frame for DA7212.*
- `status_t DA7212_WriteRegister (da7212_handle_t *handle, uint8_t u8Register, uint8_t u8RegisterData)`  
*Write a register for DA7212.*
- `status_t DA7212_ReadRegister (da7212_handle_t *handle, uint8_t u8Register, uint8_t *pu8RegisterData)`  
*Get a register value of DA7212.*
- `status_t DA7212_Deinit (da7212_handle_t *handle)`  
*Deinit DA7212.*

## Driver version

- `#define FSL_DA7212_DRIVER_VERSION (MAKE_VERSION(2, 2, 3))`  
*CLOCK driver version 2.2.3.*

## 56.9.2 Data Structure Documentation

### 56.9.2.1 struct da7212\_pll\_config\_t

#### Data Fields

- [da7212\\_pll\\_clk\\_source\\_t](#) *source*  
*pll reference clock source*
- [uint32\\_t](#) [refClock\\_HZ](#)  
*pll reference clock frequency*
- [da7212\\_pll\\_out\\_clk\\_t](#) [outputClock\\_HZ](#)  
*pll output clock frequency*

### 56.9.2.2 struct da7212\_audio\_format\_t

#### Data Fields

- [uint32\\_t](#) [mclk\\_HZ](#)  
*master clock frequency*
- [uint32\\_t](#) [sampleRate](#)  
*sample rate*
- [uint32\\_t](#) [bitWidth](#)  
*bit width*
- [bool](#) [isBclkInvert](#)  
*bit clock interval*

### 56.9.2.3 struct da7212\_config\_t

#### Data Fields

- [bool](#) [isMaster](#)  
*If DA7212 is master, true means master, false means slave.*
- [da7212\\_protocol\\_t](#) [protocol](#)  
*Audio bus format, can be I2S, LJ, RJ or DSP mode.*
- [da7212\\_dac\\_source\\_t](#) [dacSource](#)  
*DA7212 data source.*
- [da7212\\_audio\\_format\\_t](#) [format](#)  
*audio format*
- [uint8\\_t](#) [slaveAddress](#)  
*device address*
- [codec\\_i2c\\_config\\_t](#) [i2cConfig](#)  
*i2c configuration*
- [da7212\\_sys\\_clk\\_source\\_t](#) [sysClkSource](#)  
*system clock source*
- [da7212\\_pll\\_config\\_t](#) \* [pll](#)  
*pll configuration*

## Field Documentation

- (1) `bool da7212_config_t::isMaster`
- (2) `da7212_protocol_t da7212_config_t::protocol`
- (3) `da7212_dac_source_t da7212_config_t::dacSource`

### 56.9.2.4 struct da7212\_handle\_t

#### Data Fields

- `da7212_config_t * config`  
*da7212 config pointer*
- `uint8_t i2cHandle [DA7212_I2C_HANDLER_SIZE]`  
*i2c handle*

### 56.9.3 Macro Definition Documentation

56.9.3.1 `#define FSL_DA7212_DRIVER_VERSION (MAKE_VERSION(2, 2, 3))`

### 56.9.4 Enumeration Type Documentation

#### 56.9.4.1 enum da7212\_Input\_t

Enumerator

*kDA7212\_Input\_AUX* Input from AUX.  
*kDA7212\_Input\_MIC1\_Dig* Input from MIC1 Digital.  
*kDA7212\_Input\_MIC1\_An* Input from Mic1 Analog.  
*kDA7212\_Input\_MIC2* Input from MIC2.

#### 56.9.4.2 enum \_da7212\_play\_channel

Enumerator

*kDA7212\_HeadphoneLeft* headphone left  
*kDA7212\_HeadphoneRight* headphone right  
*kDA7212\_Speaker* speaker channel

#### 56.9.4.3 enum da7212\_Output\_t

Enumerator

*kDA7212\_Output\_HP* Output to headphone.

***kDA7212\_Output\_SP*** Output to speaker.

#### 56.9.4.4 enum \_da7212\_module

Enumerator

***kDA7212\_ModuleADC*** module ADC  
***kDA7212\_ModuleDAC*** module DAC  
***kDA7212\_ModuleHeadphone*** module headphone  
***kDA7212\_ModuleSpeaker*** module speaker

#### 56.9.4.5 enum da7212\_dac\_source\_t

Enumerator

***kDA7212\_DACSourceADC*** DAC source from ADC.  
***kDA7212\_DACSourceInputStream*** DAC source from.

#### 56.9.4.6 enum da7212\_volume\_t

Enumerator

***kDA7212\_DACGainMute*** Mute DAC.  
***kDA7212\_DACGainM72DB*** DAC volume -72db.  
***kDA7212\_DACGainM60DB*** DAC volume -60db.  
***kDA7212\_DACGainM54DB*** DAC volume -54db.  
***kDA7212\_DACGainM48DB*** DAC volume -48db.  
***kDA7212\_DACGainM42DB*** DAC volume -42db.  
***kDA7212\_DACGainM36DB*** DAC volume -36db.  
***kDA7212\_DACGainM30DB*** DAC volume -30db.  
***kDA7212\_DACGainM24DB*** DAC volume -24db.  
***kDA7212\_DACGainM18DB*** DAC volume -18db.  
***kDA7212\_DACGainM12DB*** DAC volume -12db.  
***kDA7212\_DACGainM6DB*** DAC volume -6db.  
***kDA7212\_DACGain0DB*** DAC volume +0db.  
***kDA7212\_DACGain6DB*** DAC volume +6db.  
***kDA7212\_DACGain12DB*** DAC volume +12db.

#### 56.9.4.7 enum da7212\_protocol\_t

Enumerator

***kDA7212\_BusI2S*** I2S Type.

*kDA7212\_BusLeftJustified* Left justified.  
*kDA7212\_BusRightJustified* Right Justified.  
*kDA7212\_BusDSPMode* DSP mode.

#### 56.9.4.8 enum da7212\_sys\_clk\_source\_t

Enumerator

*kDA7212\_SysClkSourceMCLK* da7212 system clock soure from MCLK  
*kDA7212\_SysClkSourcePLL* da7212 system clock soure from pLL

#### 56.9.4.9 enum da7212\_pll\_clk\_source\_t

Enumerator

*kDA7212\_PLLClkSourceMCLK* DA7212 PLL clock source from MCLK.

#### 56.9.4.10 enum da7212\_pll\_out\_clk\_t

Enumerator

*kDA7212\_PLLOutputClk11289600* output 112896000U  
*kDA7212\_PLLOutputClk12288000* output 12288000U

#### 56.9.4.11 enum da7212\_master\_bits\_t

Enumerator

*kDA7212\_MasterBits32PerFrame* master mode bits32 per frame  
*kDA7212\_MasterBits64PerFrame* master mode bits64 per frame  
*kDA7212\_MasterBits128PerFrame* master mode bits128 per frame  
*kDA7212\_MasterBits256PerFrame* master mode bits256 per frame

### 56.9.5 Function Documentation

**56.9.5.1** `status_t DA7212_Init ( da7212_handle_t * handle, da7212_config_t * codecConfig )`

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>codecConfig</i>	Codec configure structure. This parameter can be NULL, if NULL, set as default settings. The default setting:  <pre> * sgtl_init_t codec_config * codec_config.route = kDA7212_RoutePlayback * codec_config.bus = kDA7212_BusI2S * codec_config.isMaster = false * </pre>

### 56.9.5.2 **status\_t DA7212\_ConfigAudioFormat ( da7212\_handle\_t \* *handle*, uint32\_t *masterClock\_Hz*, uint32\_t *sampleRate\_Hz*, uint32\_t *dataBits* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>masterClock_Hz</i>	Master clock frequency in Hz. If DA7212 is slave, use the frequency of master, if DA7212 as master, it should be 1228000 while sample rate frequency is 8k/12K/16-K/24K/32K/48K/96K, 11289600 while sample rate is 11.025K/22.05K/44.1K
<i>sampleRate_Hz</i>	Sample rate frequency in Hz.
<i>dataBits</i>	How many bits in a word of a audio frame, DA7212 only supports 16/20/24/32 bits.

### 56.9.5.3 **status\_t DA7212\_SetPLLConfig ( da7212\_handle\_t \* *handle*, da7212\_pll\_config\_t \* *config* )**

## Parameters

<i>handle</i>	DA7212 handler pointer.
<i>config</i>	PLL configuration pointer.

### 56.9.5.4 **void DA7212\_ChangeHPVolume ( da7212\_handle\_t \* *handle*, da7212\_volume\_t *volume* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>volume</i>	The volume of playback.

**56.9.5.5 void DA7212\_Mute ( da7212\_handle\_t \* *handle*, bool *isMuted* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>isMuted</i>	True means mute, false means unmute.

**56.9.5.6 void DA7212\_ChangeInput ( da7212\_handle\_t \* *handle*, da7212\_Input\_t *DA7212\_Input* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_Input</i>	Input data source.

**56.9.5.7 void DA7212\_ChangeOutput ( da7212\_handle\_t \* *handle*, da7212\_Output\_t *DA7212\_Output* )**

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_Output</i>	Output device of DA7212.

**56.9.5.8 status\_t DA7212\_SetChannelVolume ( da7212\_handle\_t \* *handle*, uint32\_t *channel*, uint32\_t *volume* )**

## Parameters



<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of _da7212_channel.
<i>volume</i>	volume range 0 - 0x3F mapped to range -57dB - 6dB.

**56.9.5.9** `status_t DA7212_SetChannelMute ( da7212_handle_t * handle, uint32_t channel, bool isMute )`

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of _da7212_channel.
<i>isMute</i>	true is mute, false is unmute.

**56.9.5.10** `status_t DA7212_SetProtocol ( da7212_handle_t * handle, da7212_protocol_t protocol )`

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>protocol</i>	da7212_protocol_t.

**56.9.5.11** `status_t DA7212_SetMasterModeBits ( da7212_handle_t * handle, uint32_t bitWidth )`

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>bitWidth</i>	audio data bitwidth.

**56.9.5.12** `status_t DA7212_WriteRegister ( da7212_handle_t * handle, uint8_t u8Register, uint8_t u8RegisterData )`

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be written.
<i>u8RegisterData</i>	Data to be written into register

**56.9.5.13** `status_t DA7212_ReadRegister ( da7212_handle_t * handle, uint8_t u8Register, uint8_t * pu8RegisterData )`

## Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be read.
<i>pu8Register-Data</i>	Pointer where the read out value to be stored.

**56.9.5.14** `status_t DA7212_Deinit ( da7212_handle_t * handle )`

## Parameters

<i>handle</i>	DA7212 handle pointer.
---------------	------------------------

## Chapter 57

### Usb\_device\_audio\_drv

#### 57.1 Overview

##### USB Audio class codes

- #define **USB\_DEVICE\_CONFIG\_AUDIO\_CLASS\_CODE** (0x01)  
*Audio device class code.*
- #define **USB\_DEVICE\_AUDIO\_STREAM\_SUBCLASS** (0x02)  
*Audio device subclass code.*
- #define **USB\_DEVICE\_AUDIO\_CONTROL\_SUBCLASS** (0x01)
- #define **USB\_DESCRIPTOR\_TYPE\_AUDIO\_CS\_INTERFACE** (0x24)  
*Audio device class-specific descriptor type.*
- #define **USB\_DESCRIPTOR\_SUBTYPE\_AUDIO\_CONTROL\_HEADER** (0x01)  
*Audio device class-specific control interface descriptor subtype.*
- #define **USB\_DESCRIPTOR\_SUBTYPE\_AUDIO\_CONTROL\_INPUT\_TERMINAL** (0x02)
- #define **USB\_DESCRIPTOR\_SUBTYPE\_AUDIO\_CONTROL\_OUTPUT\_TERMINAL** (0x03)
- #define **USB\_DESCRIPTOR\_SUBTYPE\_AUDIO\_CONTROL\_FEATURE\_UNIT** (0x06)
- #define **USB\_DESCRIPTOR\_SUBTYPE\_AUDIO\_STREAMING\_GENERAL** (0x01)  
*Audio device class-specific stream interface descriptor subtype.*
- #define **USB\_DESCRIPTOR\_SUBTYPE\_AUDIO\_STREAMING\_FORMAT\_TYPE** (0x02)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_MUTE\_CONTROL** (0x8101)  
*Audio device class-specific GET CUR COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_VOLUME\_CONTROL** (0x8102)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_BASS\_CONTROL** (0x8103)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_MID\_CONTROL** (0x8104)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_TREBLE\_CONTROL** (0x8105)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_GRAPHIC\_EQUALIZER\_CONTROL** (0x8106)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_AUTOMATIC\_GAIN\_CONTROL** (0x8107)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_DELAY\_CONTROL** (0x8108)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_BASS\_BOOST\_CONTROL** (0x8109)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_LOUDNESS\_CONTROL** (0x810A)
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_VOLUME\_CONTROL** (0x8202)  
*Audio device class-specific GET MIN COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_BASS\_CONTROL** (0x8203)
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_MID\_CONTROL** (0x8204)
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_TREBLE\_CONTROL** (0x8205)
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_GRAPHIC\_EQUALIZER\_CONTROL** (0x8206)
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_DELAY\_CONTROL** (0x8208)
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_VOLUME\_CONTROL** (0x8302)  
*Audio device class-specific GET MAX COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_BASS\_CONTROL** (0x8303)
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_MID\_CONTROL** (0x8304)
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_TREBLE\_CONTROL** (0x8305)
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_GRAPHIC\_EQUALIZER\_CONTROL** (0x8306)
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_DELAY\_CONTROL** (0x8308)
- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_VOLUME\_CONTROL** (0x8402)  
*Audio device class-specific GET RES COMMAND.*

- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_BASS\_CONTROL** (0x8403)
- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_MID\_CONTROL** (0x8404)
- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_TREBLE\_CONTROL** (0x8405)
- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_GRAPHIC\_EQUALIZER\_CONTROL** (0x8406)
- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_DELAY\_CONTROL** (0x8408)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_MUTE\_CONTROL** (0x0101)
- Audio device class-specific SET CUR COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_VOLUME\_CONTROL** (0x0102)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_BASS\_CONTROL** (0x0103)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_MID\_CONTROL** (0x0104)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_TREBLE\_CONTROL** (0x0105)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_GRAPHIC\_EQUALIZER\_CONTROL** (0x0106)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_AUTOMATIC\_GAIN\_CONTROL** (0x0107)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_DELAY\_CONTROL** (0x0108)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_BASS\_BOOST\_CONTROL** (0x0109)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_LOUDNESS\_CONTROL** (0x010A)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_PITCH\_CONTROL** (0x010D)
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_VOLUME\_CONTROL** (0x0202)
- Audio device class-specific SET MIN COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_BASS\_CONTROL** (0x0203)
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_MID\_CONTROL** (0x0204)
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_TREBLE\_CONTROL** (0x0205)
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_GRAPHIC\_EQUALIZER\_CONTROL** (0x0206)
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_DELAY\_CONTROL** (0x0208)
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_VOLUME\_CONTROL** (0x0302)
- Audio device class-specific SET MAX COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_BASS\_CONTROL** (0x0303)
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_MID\_CONTROL** (0x0304)
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_TREBLE\_CONTROL** (0x0305)
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_GRAPHIC\_EQUALIZER\_CONTROL** (0x0306)
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_DELAY\_CONTROL** (0x0308)
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_VOLUME\_CONTROL** (0x0402)
- Audio device class-specific SET RES COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_BASS\_CONTROL** (0x0403)
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_MID\_CONTROL** (0x0404)
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_TREBLE\_CONTROL** (0x0405)
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_GRAPHIC\_EQUALIZER\_CONTROL** (0x0406)
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_DELAY\_CONTROL** (0x0408)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_SAMPLING\_FREQ\_CONTROL** (0x810C)
- Audio device class-specific GET SAMPLING\_FREQ CONTROL COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_SAMPLING\_FREQ\_CONTROL** (0x820C)
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_SAMPLING\_FREQ\_CONTROL** (0x830C)
- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_SAMPLING\_FREQ\_CONTROL** (0x840C)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_SAMPLING\_FREQ\_CONTROL** (0x010C)
- Audio device class-specific SET SAMPLING\_FREQ CONTROL COMMAND.*
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_SAMPLING\_FREQ\_CONTROL** (0x020C)
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_SAMPLING\_FREQ\_CONTROL** (0x030C)
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_SAMPLING\_FREQ\_CONTROL** (0x040C)
- #define **USB\_DEVICE\_AUDIO\_SET\_CUR\_VOLUME\_REQUEST** (0x01)
- #define **USB\_DEVICE\_AUDIO\_SET\_MIN\_VOLUME\_REQUEST** (0x02)
- #define **USB\_DEVICE\_AUDIO\_SET\_MAX\_VOLUME\_REQUEST** (0x03)
- #define **USB\_DEVICE\_AUDIO\_SET\_RES\_VOLUME\_REQUEST** (0x04)
- #define **USB\_DEVICE\_AUDIO\_GET\_CUR\_VOLUME\_REQUEST** (0x81)
- #define **USB\_DEVICE\_AUDIO\_GET\_MIN\_VOLUME\_REQUEST** (0x82)
- #define **USB\_DEVICE\_AUDIO\_GET\_MAX\_VOLUME\_REQUEST** (0x83)

- #define **USB\_DEVICE\_AUDIO\_GET\_RES\_VOLUME\_REQUEST** (0x84)
- #define **USB\_DEVICE\_AUDIO\_COPY\_PROTECT\_CONTROL\_SELECTOR** (0x01)
- #define **USB\_DEVICE\_AUDIO\_MUTE\_CONTROL\_SELECTOR** (0x01)
- #define **USB\_DEVICE\_AUDIO\_VOLUME\_CONTROL\_SELECTOR** (0x02)
- #define **USB\_DEVICE\_AUDIO\_BASS\_CONTROL\_SELECTOR** (0x03)
- #define **USB\_DEVICE\_AUDIO\_MID\_CONTROL\_SELECTOR** (0x04)
- #define **USB\_DEVICE\_AUDIO\_TREBLE\_CONTROL\_SELECTOR** (0x05)
- #define **USB\_DEVICE\_AUDIO\_GRAPHIC\_EQUALIZER\_CONTROL\_SELECTOR** (0x06)
- #define **USB\_DEVICE\_AUDIO\_AUTOMATIC\_GAIN\_CONTROL\_SELECTOR** (0x07)
- #define **USB\_DEVICE\_AUDIO\_DELAY\_CONTROL\_SELECTOR** (0x08)
- #define **USB\_DEVICE\_AUDIO\_BASS\_BOOST\_CONTROL\_SELECTOR** (0x09)
- #define **USB\_DEVICE\_AUDIO\_LOUDNESS\_CONTROL\_SELECTOR** (0x0A)
- #define **USB\_DEVICE\_AUDIO\_SAMPLING\_FREQ\_CONTROL\_SELECTOR** (0x01)
- #define **USB\_DEVICE\_AUDIO\_PITCH\_CONTROL\_SELECTOR** (0x02)

## USB Audio class setup request types

- #define **USB\_DEVICE\_AUDIO\_SET\_REQUEST\_INTERFACE** (0x21)  
*Audio device class setup request set type.*
- #define **USB\_DEVICE\_AUDIO\_SET\_REQUEST\_ENDPOINT** (0x22)
- #define **USB\_DEVICE\_AUDIO\_GET\_REQUEST\_INTERFACE** (0xA1)  
*Audio device class setup request get type.*
- #define **USB\_DEVICE\_AUDIO\_GET\_REQUEST\_ENDPOINT** (0xA2)

## Chapter 58

### Usb\_device\_ch9

#### 58.1 Overview

##### Macros

- #define **USB\_DEVICE\_STATUS\_SIZE** (0x02U)  
*Defines USB device status size when the host request to get device status.*
- #define **USB\_INTERFACE\_STATUS\_SIZE** (0x02U)  
*Defines USB device interface status size when the host request to get interface status.*
- #define **USB\_ENDPOINT\_STATUS\_SIZE** (0x02U)  
*Defines USB device endpoint status size when the host request to get endpoint status.*
- #define **USB\_CONFIGURE\_SIZE** (0x01U)  
*Defines USB device configuration size when the host request to get current configuration.*
- #define **USB\_INTERFACE\_SIZE** (0x01U)  
*Defines USB device interface alternate setting size when the host request to get interface alternate setting.*
- #define **USB\_GET\_STATUS\_DEVICE\_MASK** (0x03U)  
*Defines USB device status mask.*
- #define **USB\_GET\_STATUS\_INTERFACE\_MASK** (0x03U)  
*Defines USB device interface status mask.*
- #define **USB\_GET\_STATUS\_ENDPOINT\_MASK** (0x03U)  
*Defines USB device endpoint status mask.*

##### Enumerations

- enum **usb\_device\_control\_read\_write\_sequence\_t** {  
    **kUSB\_DeviceControlPipeSetupStage** = 0U,  
    **kUSB\_DeviceControlPipeDataStage**,  
    **kUSB\_DeviceControlPipeStatusStage** }  
*Control read and write sequence.*

##### Functions

- **usb\_status\_t** **USB\_DeviceControlPipeInit** (usb\_device\_handle handle)  
*Initialize the control pipes.*

#### 58.2 Enumeration Type Documentation

##### 58.2.1 enum usb\_device\_control\_read\_write\_sequence\_t

Enumerator

**kUSB\_DeviceControlPipeSetupStage** Setup stage.  
**kUSB\_DeviceControlPipeDataStage** Data stage.  
**kUSB\_DeviceControlPipeStatusStage** status stage

## 58.3 Function Documentation

### 58.3.1 `usb_status_t USB_DeviceControlPipeInit ( usb_device_handle handle )`

The function is used to initialize the control pipes. This function should be called when event `kUSB_DeviceEventBusReset` is received.

## Parameters

<i>handle</i>	The device handle.
---------------	--------------------

## Returns

A USB error code or kStatus\_USB\_Success.



## Chapter 59

# Usb\_device\_configuration

### 59.1 Overview

#### Macros

- #define `USB_DEVICE_CONFIG_SELF_POWER` (1U)  
*Whether device is self power.*
- #define `USB_DEVICE_CONFIG_ENDPOINTS` (5U)  
*How many endpoints are supported in the stack.*
- #define `USB_DEVICE_CONFIG_USE_TASK` (0U)  
*Whether the device task is enabled.*
- #define `USB_DEVICE_CONFIG_MAX_MESSAGES` (8U)  
*How many the notification message are supported when the device task is enabled.*
- #define `USB_DEVICE_CONFIG_USB20_TEST_MODE` (0U)  
*Whether test mode enabled.*
- #define `USB_DEVICE_CONFIG_CV_TEST` (0U)  
*Whether device CV test is enabled.*
- #define `USB_DEVICE_CONFIG_COMPLIANCE_TEST` (0U)  
*Whether device compliance test is enabled.*
- #define `USB_DEVICE_CONFIG_EHCI_MAX_DTD` (16U)  
*How many the DTD are supported.*
- #define `USB_DEVICE_CONFIG_EHCI_ID_PIN_DETECT` (0U)  
*Whether the EHCI ID pin detect feature enabled.*
- #define `USB_DEVICE_CONFIG_KEEP_ALIVE_MODE` (0U)  
*Whether the keep alive feature enabled.*
- #define `USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE` (0U)  
*Whether the transfer buffer is cache-enabled or not.*
- #define `USB_DEVICE_CONFIG_LOW_POWER_MODE` (0U)  
*Whether the low power mode is enabled or not.*
- #define `USB_DEVICE_CONFIG_REMOTE_WAKEUP` (0U)  
*The device remote wakeup is unsupported.*
- #define `USB_DEVICE_CONFIG_DETACH_ENABLE` (0U)  
*Whether the device detached feature is enabled or not.*
- #define `USB_DEVICE_CONFIG_ERROR_HANDLING` (0U)  
*Whether handle the USB bus error.*
- #define `USB_DEVICE_CONFIG_SELF_POWER` (1U)  
*Whether device is self power.*
- #define `USB_DEVICE_CONFIG_ENDPOINTS` (4U)  
*How many endpoints are supported in the stack.*
- #define `USB_DEVICE_CONFIG_USE_TASK` (0U)  
*Whether the device task is enabled.*
- #define `USB_DEVICE_CONFIG_MAX_MESSAGES` (8U)  
*How many the notification message are supported when the device task is enabled.*
- #define `USB_DEVICE_CONFIG_USB20_TEST_MODE` (0U)  
*Whether test mode enabled.*
- #define `USB_DEVICE_CONFIG_CV_TEST` (0U)

- *Whether device CV test is enabled.*  
• #define `USB_DEVICE_CONFIG_COMPLIANCE_TEST` (0U)
- *Whether device compliance test is enabled.*  
• #define `USB_DEVICE_CONFIG_KEEP_ALIVE_MODE` (0U)
- *Whether the keep alive feature enabled.*  
• #define `USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE` (0U)
- *Whether the transfer buffer is cache-enabled or not.*  
• #define `USB_DEVICE_CONFIG_LOW_POWER_MODE` (0U)
- *Whether the low power mode is enabled or not.*  
• #define `USB_DEVICE_CONFIG_REMOTE_WAKEUP` (0U)
- *The device remote wakeup is unsupported.*  
• #define `USB_DEVICE_CONFIG_DETACH_ENABLE` (0U)
- *Whether the device detached feature is enabled or not.*  
• #define `USB_DEVICE_CONFIG_ERROR_HANDLING` (0U)
- *Whether handle the USB bus error.*  
• #define `USB_DEVICE_CHARGER_DETECT_ENABLE` (0U)
- *Whether the device charger detect feature is enabled or not.*

## Hardware instance define

- #define `USB_DEVICE_CONFIG_KHCI` (0U)  
*KHCI instance count.*
- #define `USB_DEVICE_CONFIG_EHCI` (1U)  
*EHCI instance count.*
- #define `USB_DEVICE_CONFIG_LPCIP3511FS` (0U)  
*LPC USB IP3511 FS instance count.*
- #define `USB_DEVICE_CONFIG_LPCIP3511HS` (0U)  
*LPC USB IP3511 HS instance count.*
- #define `USB_DEVICE_CONFIG_NUM` (`USB_DEVICE_CONFIG_KHCI` + `USB_DEVICE_CONFIG_EHCI` + `USB_DEVICE_CONFIG_LPCIP3511FS` + `USB_DEVICE_CONFIG_LPCIP3511HS`)  
*Device instance count, the sum of KHCI and EHCI instance counts.*

## class instance define

- #define `USB_DEVICE_CONFIG_HID` (1U)  
*HID instance count.*
- #define `USB_DEVICE_CONFIG_CDC_ACM` (0U)  
*CDC ACM instance count.*
- #define `USB_DEVICE_CONFIG_MSC` (0U)  
*MSC instance count.*
- #define `USB_DEVICE_CONFIG_AUDIO` (2U)  
*Audio instance count.*
- #define `USB_DEVICE_CONFIG_PHDC` (0U)  
*PHDC instance count.*
- #define `USB_DEVICE_CONFIG_VIDEO` (0U)  
*Video instance count.*
- #define `USB_DEVICE_CONFIG_CCID` (0U)  
*CCID instance count.*
- #define `USB_DEVICE_CONFIG_PRINTER` (0U)  
*Printer instance count.*

- #define **USB\_DEVICE\_CONFIG\_DFU** (0U)  
*DFU instance count.*

## class instance define

- #define **USB\_DEVICE\_CONFIG\_HID** (0U)  
*HID instance count.*
- #define **USB\_DEVICE\_CONFIG\_CDC\_ACM** (1U)  
*CDC ACM instance count.*
- #define **USB\_DEVICE\_CONFIG\_CDC\_RNDIS** (0U)
- #define **USB\_DEVICE\_CONFIG\_MSC** (0U)  
*MSC instance count.*
- #define **USB\_DEVICE\_CONFIG\_AUDIO** (0U)  
*Audio instance count.*
- #define **USB\_DEVICE\_CONFIG\_PHDC** (0U)  
*PHDC instance count.*
- #define **USB\_DEVICE\_CONFIG\_VIDEO** (0U)  
*Video instance count.*
- #define **USB\_DEVICE\_CONFIG\_CCID** (0U)  
*CCID instance count.*
- #define **USB\_DEVICE\_CONFIG\_PRINTER** (0U)  
*Printer instance count.*
- #define **USB\_DEVICE\_CONFIG\_DFU** (0U)  
*DFU instance count.*

## 59.2 Macro Definition Documentation

### 59.2.1 #define USB\_DEVICE\_CONFIG\_SELF\_POWER (1U)

1U supported, 0U not supported

### 59.2.2 #define USB\_DEVICE\_CONFIG\_ENDPOINTS (5U)

### 59.2.3 #define USB\_DEVICE\_CONFIG\_USE\_TASK (0U)

### 59.2.4 #define USB\_DEVICE\_CONFIG\_MAX\_MESSAGES (8U)

### 59.2.5 #define USB\_DEVICE\_CONFIG\_USB20\_TEST\_MODE (0U)

### 59.2.6 #define USB\_DEVICE\_CONFIG\_CV\_TEST (0U)

### 59.2.7 #define USB\_DEVICE\_CONFIG\_COMPLIANCE\_TEST (0U)

If the macro is enabled, the test mode and CV test macroses will be set.

**59.2.8 #define USB\_DEVICE\_CONFIG\_EHCI\_MAX\_DTD (16U)**

**59.2.9 #define USB\_DEVICE\_CONFIG\_EHCI\_ID\_PIN\_DETECT (0U)**

**59.2.10 #define USB\_DEVICE\_CONFIG\_KEEP\_ALIVE\_MODE (0U)**

**59.2.11 #define USB\_DEVICE\_CONFIG\_BUFFER\_PROPERTY\_CACHEABLE (0U)**

**59.2.12 #define USB\_DEVICE\_CONFIG\_LOW\_POWER\_MODE (0U)**

**59.2.13 #define USB\_DEVICE\_CONFIG\_REMOTE\_WAKEUP (0U)**

**59.2.14 #define USB\_DEVICE\_CONFIG\_DETACH\_ENABLE (0U)**

**59.2.15 #define USB\_DEVICE\_CONFIG\_ERROR\_HANDLING (0U)**

**59.2.16 #define USB\_DEVICE\_CONFIG\_SELF\_POWER (1U)**

1U supported, 0U not supported

**59.2.17 #define USB\_DEVICE\_CONFIG\_ENDPOINTS (4U)**

**59.2.18 #define USB\_DEVICE\_CONFIG\_USE\_TASK (0U)**

**59.2.19 #define USB\_DEVICE\_CONFIG\_MAX\_MESSAGES (8U)**

**59.2.20 #define USB\_DEVICE\_CONFIG\_USB20\_TEST\_MODE (0U)**

**59.2.21 #define USB\_DEVICE\_CONFIG\_CV\_TEST (0U)**

**59.2.22 #define USB\_DEVICE\_CONFIG\_COMPLIANCE\_TEST (0U)**

If the macro is enabled, the test mode and CV test macroses will be set.

59.2.23 **#define USB\_DEVICE\_CONFIG\_KEEP\_ALIVE\_MODE (0U)**

59.2.24 **#define USB\_DEVICE\_CONFIG\_BUFFER\_PROPERTY\_CACHEABLE (0U)**

59.2.25 **#define USB\_DEVICE\_CONFIG\_LOW\_POWER\_MODE (0U)**

59.2.26 **#define USB\_DEVICE\_CONFIG\_REMOTE\_WAKEUP (0U)**

59.2.27 **#define USB\_DEVICE\_CONFIG\_DETACH\_ENABLE (0U)**

59.2.28 **#define USB\_DEVICE\_CONFIG\_ERROR\_HANDLING (0U)**

59.2.29 **#define USB\_DEVICE\_CHARGER\_DETECT\_ENABLE (0U)**

## 59.2.30 Ak4497\_adapter

### 59.2.30.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_AK4497\\_HANDLER\\_SIZE](#) ([AK4497\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_AK4497\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_AK4497\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.30.2 Function Documentation

### 59.2.30.2.1 status\_t HAL\_CODEC\_AK4497\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.30.2.2 status\_t HAL\_CODEC\_AK4497\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.30.2.3 status\_t HAL\_CODEC\_AK4497\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

Parameters

---

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.30.2.4** `status_t HAL_CODEC_AK4497_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.30.2.5** `status_t HAL_CODEC_AK4497_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.30.2.6** `status_t HAL_CODEC_AK4497_SetPower ( void * handle, uint32_t module, bool powerOn )`



## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.30.2.7 status\_t HAL\_CODEC\_AK4497\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.30.2.8 status\_t HAL\_CODEC\_AK4497\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.30.2.9 status\_t HAL\_CODEC\_AK4497\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.30.2.10 `status_t HAL_CODEC_AK4497_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.30.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.30.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.30.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.30.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.30.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.30.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.30.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.30.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.30.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.30.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.31 Cs42448\_adapter

### 59.2.31.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_CS42448\\_HANDLER\\_SIZE](#) ([CS42448\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_CS42448\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_CS42448\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.31.2 Function Documentation

### 59.2.31.2.1 `status_t HAL_CODEC_CS42448_Init ( void * handle, void * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.31.2.2 `status_t HAL_CODEC_CS42448_Deinit ( void * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.31.2.3 `status_t HAL_CODEC_CS42448_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.31.2.4** `status_t HAL_CODEC_CS42448_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.31.2.5** `status_t HAL_CODEC_CS42448_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.31.2.6** `status_t HAL_CODEC_CS42448_SetPower ( void * handle, uint32_t module, bool powerOn )`



## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.31.2.7 status\_t HAL\_CODEC\_CS42448\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.31.2.8 status\_t HAL\_CODEC\_CS42448\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.31.2.9 status\_t HAL\_CODEC\_CS42448\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.31.2.10 `status_t HAL_CODEC_CS42448_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.31.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.31.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.31.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.31.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.31.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.31.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.31.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.31.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.31.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.31.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.32 Cs42888\_adapter

### 59.2.32.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_CS42888\\_HANDLER\\_SIZE](#) ([CS42888\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_CS42888\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_CS42888\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.32.2 Function Documentation

### 59.2.32.2.1 status\_t HAL\_CODEC\_CS42888\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.32.2.2 status\_t HAL\_CODEC\_CS42888\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.32.2.3 status\_t HAL\_CODEC\_CS42888\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.32.2.4** `status_t HAL_CODEC_CS42888_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.32.2.5** `status_t HAL_CODEC_CS42888_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.32.2.6** `status_t HAL_CODEC_CS42888_SetPower ( void * handle, uint32_t module, bool powerOn )`



## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.32.2.7 status\_t HAL\_CODEC\_CS42888\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.32.2.8 status\_t HAL\_CODEC\_CS42888\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.32.2.9 status\_t HAL\_CODEC\_CS42888\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.32.2.10 `status_t HAL_CODEC_CS42888_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.32.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.32.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.32.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.32.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.32.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.32.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.32.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.32.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.32.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.32.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.33 Da7212\_adapter

### 59.2.33.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_DA7212\\_HANDLER\\_SIZE](#) ([DA7212\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_DA7212\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_DA7212\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.33.2 Function Documentation

### 59.2.33.2.1 `status_t HAL_CODEC_DA7212_Init ( void * handle, void * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.33.2.2 `status_t HAL_CODEC_DA7212_Deinit ( void * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.33.2.3 `status_t HAL_CODEC_DA7212_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.33.2.4** `status_t HAL_CODEC_DA7212_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.33.2.5** `status_t HAL_CODEC_DA7212_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.33.2.6** `status_t HAL_CODEC_DA7212_SetPower ( void * handle, uint32_t module, bool powerOn )`



## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.33.2.7 status\_t HAL\_CODEC\_DA7212\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.33.2.8 status\_t HAL\_CODEC\_DA7212\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.33.2.9 status\_t HAL\_CODEC\_DA7212\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.33.2.10 `status_t HAL_CODEC_DA7212_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.33.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.33.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.33.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.33.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.33.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.33.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.33.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.33.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.33.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.33.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.34 CODEC Adapter

### 59.2.34.1 Overview

#### Enumerations

- enum {  
[kCODEC\\_WM8904](#),  
[kCODEC\\_WM8960](#),  
[kCODEC\\_WM8524](#),  
[kCODEC\\_SGTL5000](#),  
[kCODEC\\_DA7212](#),  
[kCODEC\\_CS42888](#),  
[kCODEC\\_CS42448](#),  
[kCODEC\\_AK4497](#),  
[kCODEC\\_AK4458](#),  
[kCODEC\\_TFA9XXX](#),  
[kCODEC\\_TFA9896](#),  
[kCODEC\\_WM8962](#) }  
*codec type*

### 59.2.34.2 Enumeration Type Documentation

#### 59.2.34.2.1 anonymous enum

Enumerator

***kCODEC\_WM8904*** wm8904  
***kCODEC\_WM8960*** wm8960  
***kCODEC\_WM8524*** wm8524  
***kCODEC\_SGTL5000*** sgtl5000  
***kCODEC\_DA7212*** da7212  
***kCODEC\_CS42888*** CS42888.  
***kCODEC\_CS42448*** CS42448.  
***kCODEC\_AK4497*** AK4497.  
***kCODEC\_AK4458*** ak4458  
***kCODEC\_TFA9XXX*** tfa9xxx  
***kCODEC\_TFA9896*** tfa9896  
***kCODEC\_WM8962*** wm8962

## 59.2.35 Sgtl5000\_adapter

### 59.2.35.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_SGTL\\_HANDLER\\_SIZE](#) ([SGTL\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_SGTL5000\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_SGTL5000\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.35.2 Function Documentation

### 59.2.35.2.1 `status_t HAL_CODEC_SGTL5000_Init ( void * handle, void * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.35.2.2 `status_t HAL_CODEC_SGTL5000_Deinit ( void * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.35.2.3 `status_t HAL_CODEC_SGTL5000_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

Parameters



<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.35.2.4** `status_t HAL_CODEC_SGTL5000_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.35.2.5** `status_t HAL_CODEC_SGTL5000_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.35.2.6** `status_t HAL_CODEC_SGTL5000_SetPower ( void * handle, uint32_t module, bool powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.35.2.7 **status\_t HAL\_CODEC\_SGTL5000\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.35.2.8 **status\_t HAL\_CODEC\_SGTL5000\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )**

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.35.2.9 **status\_t HAL\_CODEC\_SGTL5000\_SetPlay ( void \* *handle*, uint32\_t *playSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.35.2.10 `status_t HAL_CODEC_SGTL5000_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.35.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.35.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.35.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.35.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.35.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.35.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.35.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.35.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.35.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.35.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.36 Tfa9896\_adapter

### 59.2.36.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_TFA9896\\_HANDLER\\_SIZE](#) ([TFA9896\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_TFA9896\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_TFA9896\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.36.2 Function Documentation

### 59.2.36.2.1 status\_t HAL\_CODEC\_TFA9896\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.36.2.2 status\_t HAL\_CODEC\_TFA9896\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.36.2.3 status\_t HAL\_CODEC\_TFA9896\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

Parameters

---



<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.36.2.4** `status_t HAL_CODEC_TFA9896_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.36.2.5** `status_t HAL_CODEC_TFA9896_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.36.2.6** `status_t HAL_CODEC_TFA9896_SetPower ( void * handle, uint32_t module, bool powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.36.2.7 **status\_t HAL\_CODEC\_TFA9896\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.36.2.8 **status\_t HAL\_CODEC\_TFA9896\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )**

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.36.2.9 **status\_t HAL\_CODEC\_TFA9896\_SetPlay ( void \* *handle*, uint32\_t *playSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.36.2.10** `status_t HAL_CODEC_TFA9896_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.36.2.11** `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

**59.2.36.2.12** `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.36.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.36.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.36.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.36.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.36.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.36.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.36.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.36.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.37 Tfa9xxx\_adapter

### 59.2.37.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_TFA98XX\\_HANDLER\\_SIZE](#) ([TFA9XXX\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_TFA9XXX\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.37.2 Function Documentation

### 59.2.37.2.1 `status_t HAL_CODEC_TFA9XXX_Init ( void * handle, void * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.37.2.2 `status_t HAL_CODEC_TFA9XXX_Deinit ( void * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.37.2.3 `status_t HAL_CODEC_TFA9XXX_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

Parameters



<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.37.2.4** `status_t HAL_CODEC_TFA9XXX_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.37.2.5** `status_t HAL_CODEC_TFA9XXX_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.37.2.6** `status_t HAL_CODEC_TFA9XXX_SetPower ( void * handle, uint32_t module, bool powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.37.2.7 status\_t HAL\_CODEC\_TFA9XXX\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.37.2.8 status\_t HAL\_CODEC\_TFA9XXX\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.37.2.9 status\_t HAL\_CODEC\_TFA9XXX\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.37.2.10 `status_t HAL_CODEC_TFA9XXX_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.37.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.37.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.37.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.37.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.37.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.37.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.37.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.37.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.37.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.37.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.38 Wm8524\_adapter

### 59.2.38.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_WM8524\\_HANDLER\\_SIZE](#) (4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_WM8524\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_WM8524\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.38.2 Function Documentation

### 59.2.38.2.1 `status_t HAL_CODEC_WM8524_Init ( void * handle, void * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.38.2.2 `status_t HAL_CODEC_WM8524_Deinit ( void * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.38.2.3 `status_t HAL_CODEC_WM8524_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

Parameters



<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.38.2.4** `status_t HAL_CODEC_WM8524_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.38.2.5** `status_t HAL_CODEC_WM8524_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.38.2.6** `status_t HAL_CODEC_WM8524_SetPower ( void * handle, uint32_t module, bool powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.38.2.7 **status\_t HAL\_CODEC\_WM8524\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.38.2.8 **status\_t HAL\_CODEC\_WM8524\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )**

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.38.2.9 **status\_t HAL\_CODEC\_WM8524\_SetPlay ( void \* *handle*, uint32\_t *playSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.38.2.10 `status_t HAL_CODEC_WM8524_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.38.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.38.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.38.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.38.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.38.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.38.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.38.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.38.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.38.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.38.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.39 Wm8904\_adapter

### 59.2.39.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_WM8904\\_HANDLER\\_SIZE](#) ([WM8904\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_WM8904\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_WM8904\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.39.2 Function Documentation

### 59.2.39.2.1 `status_t HAL_CODEC_WM8904_Init ( void * handle, void * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.39.2.2 `status_t HAL_CODEC_WM8904_Deinit ( void * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.39.2.3 `status_t HAL_CODEC_WM8904_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

Parameters



<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.39.2.4** `status_t HAL_CODEC_WM8904_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.39.2.5** `status_t HAL_CODEC_WM8904_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.39.2.6** `status_t HAL_CODEC_WM8904_SetPower ( void * handle, uint32_t module, bool powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.39.2.7 **status\_t HAL\_CODEC\_WM8904\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.39.2.8 **status\_t HAL\_CODEC\_WM8904\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )**

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

### 59.2.39.2.9 **status\_t HAL\_CODEC\_WM8904\_SetPlay ( void \* *handle*, uint32\_t *playSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.39.2.10 `status_t HAL_CODEC_WM8904_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.39.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.39.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.39.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.39.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.39.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.39.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.39.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.39.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.39.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.39.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.40 Wm8960\_adapter

### 59.2.40.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_WM8960\\_HANDLER\\_SIZE](#) ([WM8960\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_WM8960\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*

- static `status_t HAL_CODEC_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static `status_t HAL_CODEC_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static `status_t HAL_CODEC_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 59.2.40.2 Function Documentation

### 59.2.40.2.1 `status_t HAL_CODEC_WM8960_Init ( void * handle, void * config )`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.40.2.2 `status_t HAL_CODEC_WM8960_Deinit ( void * handle )`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.40.2.3 `status_t HAL_CODEC_WM8960_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`

Parameters



<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.40.2.4** `status_t HAL_CODEC_WM8960_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.40.2.5** `status_t HAL_CODEC_WM8960_SetMute ( void * handle, uint32_t playChannel, bool isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.40.2.6** `status_t HAL_CODEC_WM8960_SetPower ( void * handle, uint32_t module, bool powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.40.2.7 **status\_t HAL\_CODEC\_WM8960\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.40.2.8 **status\_t HAL\_CODEC\_WM8960\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )**

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.40.2.9 **status\_t HAL\_CODEC\_WM8960\_SetPlay ( void \* *handle*, uint32\_t *playSource* )**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.40.2.10 `status_t HAL_CODEC_WM8960_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.40.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.40.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.40.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.40.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.40.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.40.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.40.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.40.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.40.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.40.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.2.41 Wm8962\_adapter

### 59.2.41.1 Overview

#### Macros

- #define [HAL\\_CODEC\\_WM8962\\_HANDLER\\_SIZE](#) ([WM8962\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_WM8962\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_WM8962\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t module-Data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)

- codec set record source.*
- static [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)
- codec set record channel.*
- static [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)
- codec set play source.*
- static [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t moduleData)
- codec module control.*

## 59.2.41.2 Function Documentation

### 59.2.41.2.1 status\_t HAL\_CODEC\_WM8962\_Init ( void \* *handle*, void \* *config* )

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus\_Success is success, else initial failed.

### 59.2.41.2.2 status\_t HAL\_CODEC\_WM8962\_Deinit ( void \* *handle* )

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus\_Success is success, else de-initial failed.

### 59.2.41.2.3 status\_t HAL\_CODEC\_WM8962\_SetFormat ( void \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

Parameters



<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus\_Success is success, else configure failed.

**59.2.41.2.4** `status_t HAL_CODEC_WM8962_SetVolume ( void * handle, uint32_t playChannel,  
uint32_t volume )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus\_Success is success, else configure failed.

**59.2.41.2.5** `status_t HAL_CODEC_WM8962_SetMute ( void * handle, uint32_t playChannel, bool  
isMute )`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus\_Success is success, else configure failed.

**59.2.41.2.6** `status_t HAL_CODEC_WM8962_SetPower ( void * handle, uint32_t module, bool  
powerOn )`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.41.2.7 status\_t HAL\_CODEC\_WM8962\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.41.2.8 status\_t HAL\_CODEC\_WM8962\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

## Returns

kStatus\_Success is success, else configure failed.

#### 59.2.41.2.9 status\_t HAL\_CODEC\_WM8962\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.41.2.10 `status_t HAL_CODEC_WM8962_ModuleControl ( void * handle, uint32_t cmd, uint32_t moduleData )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>moduleData</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

#### 59.2.41.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

## Returns

`kStatus_Success` is success, else initial failed.

#### 59.2.41.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
---------------	---------------

## Returns

kStatus\_Success is success, else de-initial failed.

**59.2.41.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.41.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

kStatus\_Success is success, else configure failed.

**59.2.41.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.41.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.41.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.41.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine of member in <code>_codec_record_channel</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.41.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource )`  
**[inline], [static]**

## Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

## Returns

`kStatus_Success` is success, else configure failed.

**59.2.41.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t moduleData )`  
**[inline], [static]**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>moduleData</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

## Returns

`kStatus_Success` is success, else configure failed.

## 59.3 Sgtl5000

### 59.3.1 Overview

#### Data Structures

- struct [sgtl\\_audio\\_format\\_t](#)  
*Audio format configuration. [More...](#)*
- struct [sgtl\\_config\\_t](#)  
*Initailize structure of sgtl5000. [More...](#)*
- struct [sgtl\\_handle\\_t](#)  
*SGTL codec handler. [More...](#)*

#### Macros

- #define [CHIP\\_ID](#) 0x0000U  
*Define the register address of sgtl5000.*
- #define [SGTL5000\\_HEADPHONE\\_MAX\\_VOLUME\\_VALUE](#) 0x7FU  
*SGTL5000 volume setting range.*
- #define [SGTL5000\\_I2C\\_ADDR](#) 0x0A  
*SGTL5000 I2C address.*
- #define [SGTL\\_I2C\\_HANDLER\\_SIZE](#) CODEC\_I2C\_MASTER\_HANDLER\_SIZE  
*sgtl handle size*
- #define [SGTL\\_I2C\\_BITRATE](#) 100000U  
*sgtl i2c baudrate*

#### Enumerations

- enum [sgtl\\_module\\_t](#) {  
    [kSGTL\\_ModuleADC](#) = 0x0,  
    [kSGTL\\_ModuleDAC](#),  
    [kSGTL\\_ModuleDAP](#),  
    [kSGTL\\_ModuleHP](#),  
    [kSGTL\\_ModuleI2SIN](#),  
    [kSGTL\\_ModuleI2SOUT](#),  
    [kSGTL\\_ModuleLineIn](#),  
    [kSGTL\\_ModuleLineOut](#),  
    [kSGTL\\_ModuleMicin](#) }  
*Modules in Sgtl5000 board.*
- enum [sgtl\\_route\\_t](#) {  
    [kSGTL\\_RouteBypass](#) = 0x0,  
    [kSGTL\\_RoutePlayback](#),  
    [kSGTL\\_RoutePlaybackandRecord](#),  
    [kSGTL\\_RoutePlaybackwithDAP](#),  
    [kSGTL\\_RoutePlaybackwithDAPandRecord](#),  
    [kSGTL\\_RouteRecord](#) }

- *Sgtl5000 data route.*  
enum `sgtl_protocol_t` {  
    `kSGTL_BusI2S` = 0x0,  
    `kSGTL_BusLeftJustified`,  
    `kSGTL_BusRightJustified`,  
    `kSGTL_BusPCMA`,  
    `kSGTL_BusPCMB` }
- *The audio data transfer protocol choice.*  
enum {  
    `kSGTL_HeadphoneLeft` = 0,  
    `kSGTL_HeadphoneRight` = 1,  
    `kSGTL_LineoutLeft` = 2,  
    `kSGTL_LineoutRight` = 3 }
- *sgtl play channel*  
enum {  
    `kSGTL_RecordSourceLineIn` = 0U,  
    `kSGTL_RecordSourceMic` = 1U }
- *sgtl record source \_sgtl\_record\_source*  
enum {  
    `kSGTL_PlaySourceLineIn` = 0U,  
    `kSGTL_PlaySourceDAC` = 1U }
- *sgtl play source \_sgtl\_play\_source*  
enum `sgtl_sclk_edge_t` {  
    `kSGTL_SclkValidEdgeRising` = 0U,  
    `kSGTL_SclkValidEdgeFalling` = 1U }
- *SGTL SCLK valid edge.*

## Functions

- `status_t SGTL_Init (sgtl_handle_t *handle, sgtl_config_t *config)`  
*sgtl5000 initialize function.*
- `status_t SGTL_SetDataRoute (sgtl_handle_t *handle, sgtl_route_t route)`  
*Set audio data route in sgtl5000.*
- `status_t SGTL_SetProtocol (sgtl_handle_t *handle, sgtl_protocol_t protocol)`  
*Set the audio transfer protocol.*
- `void SGTL_SetMasterSlave (sgtl_handle_t *handle, bool master)`  
*Set sgtl5000 as master or slave.*
- `status_t SGTL_SetVolume (sgtl_handle_t *handle, sgtl_module_t module, uint32_t volume)`  
*Set the volume of different modules in sgtl5000.*
- `uint32_t SGTL_GetVolume (sgtl_handle_t *handle, sgtl_module_t module)`  
*Get the volume of different modules in sgtl5000.*
- `status_t SGTL_SetMute (sgtl_handle_t *handle, sgtl_module_t module, bool mute)`  
*Mute/unmute modules in sgtl5000.*
- `status_t SGTL_EnableModule (sgtl_handle_t *handle, sgtl_module_t module)`  
*Enable expected devices.*
- `status_t SGTL_DisableModule (sgtl_handle_t *handle, sgtl_module_t module)`  
*Disable expected devices.*
- `status_t SGTL_Deinit (sgtl_handle_t *handle)`



- *Deinit the sgtl5000 codec.*
- `status_t SGTL_ConfigDataFormat (sgtl_handle_t *handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits)`  
*Configure the data format of audio data.*
- `status_t SGTL_SetPlay (sgtl_handle_t *handle, uint32_t playSource)`  
*select SGTL codec play source.*
- `status_t SGTL_SetRecord (sgtl_handle_t *handle, uint32_t recordSource)`  
*select SGTL codec record source.*
- `status_t SGTL_WriteReg (sgtl_handle_t *handle, uint16_t reg, uint16_t val)`  
*Write register to sgtl using I2C.*
- `status_t SGTL_ReadReg (sgtl_handle_t *handle, uint16_t reg, uint16_t *val)`  
*Read register from sgtl using I2C.*
- `status_t SGTL_ModifyReg (sgtl_handle_t *handle, uint16_t reg, uint16_t clr_mask, uint16_t val)`  
*Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_SGTL5000_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`  
*CLOCK driver version 2.1.1.*

## 59.3.2 Data Structure Documentation

### 59.3.2.1 struct sgtl\_audio\_format\_t

#### Data Fields

- `uint32_t mclk_HZ`  
*master clock*
- `uint32_t sampleRate`  
*Sample rate.*
- `uint32_t bitWidth`  
*Bit width.*
- `sgtl_sclk_edge_t sclkEdge`  
*sclk valid edge*

### 59.3.2.2 struct sgtl\_config\_t

#### Data Fields

- `sgtl_route_t route`  
*Audio data route.*
- `sgtl_protocol_t bus`  
*Audio transfer protocol.*
- `bool master_slave`  
*Master or slave.*
- `sgtl_audio_format_t format`  
*audio format*

- uint8\_t [slaveAddress](#)  
*code device slave address*
- [codec\\_i2c\\_config\\_t](#) [i2cConfig](#)  
*i2c bus configuration*

### Field Documentation

(1) [sgtl\\_route\\_t](#) [sgtl\\_config\\_t::route](#)

(2) [bool](#) [sgtl\\_config\\_t::master\\_slave](#)

True means master, false means slave.

### 59.3.2.3 struct [sgtl\\_handle\\_t](#)

#### Data Fields

- [sgtl\\_config\\_t](#) \* [config](#)  
*sgtl config pointer*
- uint8\_t [i2cHandle](#) [[SGTL\\_I2C\\_HANDLER\\_SIZE](#)]  
*i2c handle*

### 59.3.3 Macro Definition Documentation

59.3.3.1 **#define** [FSL\\_SGTL5000\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 1))

59.3.3.2 **#define** [CHIP\\_ID](#) 0x0000U

59.3.3.3 **#define** [SGTL5000\\_I2C\\_ADDR](#) 0x0A

### 59.3.4 Enumeration Type Documentation

59.3.4.1 **enum** [sgtl\\_module\\_t](#)

Enumerator

***kSGTL\_ModuleADC*** ADC module in SGTL5000.  
***kSGTL\_ModuleDAC*** DAC module in SGTL5000.  
***kSGTL\_ModuleDAP*** DAP module in SGTL5000.  
***kSGTL\_ModuleHP*** Headphone module in SGTL5000.  
***kSGTL\_ModuleI2SIN*** I2S-IN module in SGTL5000.  
***kSGTL\_ModuleI2SOUT*** I2S-OUT module in SGTL5000.  
***kSGTL\_ModuleLineIn*** Line-in module in SGTL5000.  
***kSGTL\_ModuleLineOut*** Line-out module in SGTL5000.  
***kSGTL\_ModuleMicin*** Micphone module in SGTL5000.

### 59.3.4.2 enum sgtl\_route\_t

#### Note

Only provide some typical data route, not all route listed. Users cannot combine any routes, once a new route is set, the previous one would be replaced.

#### Enumerator

***kSGTL\_RouteBypass*** LINEIN->Headphone.  
***kSGTL\_RoutePlayback*** I2SIN->DAC->Headphone.  
***kSGTL\_RoutePlaybackandRecord*** I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.  
***kSGTL\_RoutePlaybackwithDAP*** I2SIN->DAP->DAC->Headphone.  
***kSGTL\_RoutePlaybackwithDAPandRecord*** I2SIN->DAP->DAC->HP, LINEIN->ADC->I2SOUT.  
***kSGTL\_RouteRecord*** LINEIN->ADC->I2SOUT.

### 59.3.4.3 enum sgtl\_protocol\_t

Sgtl5000 only supports I2S format and PCM format.

#### Enumerator

***kSGTL\_BusI2S*** I2S Type.  
***kSGTL\_BusLeftJustified*** Left justified.  
***kSGTL\_BusRightJustified*** Right Justified.  
***kSGTL\_BusPCMA*** PCMA.  
***kSGTL\_BusPCMB*** PCMB.

### 59.3.4.4 anonymous enum

#### Enumerator

***kSGTL\_HeadphoneLeft*** headphone left channel  
***kSGTL\_HeadphoneRight*** headphone right channel  
***kSGTL\_LineoutLeft*** lineout left channel  
***kSGTL\_LineoutRight*** lineout right channel

### 59.3.4.5 anonymous enum

#### Enumerator

***kSGTL\_RecordSourceLineIn*** record source line in  
***kSGTL\_RecordSourceMic*** record source single end

### 59.3.4.6 anonymous enum

Enumerator

*kSGTL\_PlaySourceLineIn* play source line in  
*kSGTL\_PlaySourceDAC* play source line in

### 59.3.4.7 enum sgtl\_sclk\_edge\_t

Enumerator

*kSGTL\_SclkValidEdgeRising* SCLK valid edge.  
*kSGTL\_SclkValidEdgeFalling* SCLK failling edge.

## 59.3.5 Function Documentation

### 59.3.5.1 status\_t SGTL\_Init ( sgtl\_handle\_t \* *handle*, sgtl\_config\_t \* *config* )

This function calls SGTL\_I2CInit(), and in this function, some configurations are fixed. The second parameter can be NULL. If users want to change the SGTL5000 settings, a configure structure should be prepared.

Note

If the codec\_config is NULL, it would initialize sgtl5000 using default settings. The default setting:

```
* sgtl_init_t codec_config
* codec_config.route = kSGTL_RoutePlaybackandRecord
* codec_config.bus = kSGTL_BusI2S
* codec_config.master = slave
*
```

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>config</i>	sgtl5000 configuration structure. If this pointer equals to NULL, it means using the default configuration.

Returns

Initialization status

### 59.3.5.2 status\_t SGTL\_SetDataRoute ( sgtl\_handle\_t \* *handle*, sgtl\_route\_t *route* )

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules.

Note

If a new route is set, the previous route would not work.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>route</i>	Audio data route in sgtl5000.

### 59.3.5.3 status\_t SGTL\_SetProtocol ( sgtl\_handle\_t \* *handle*, sgtl\_protocol\_t *protocol* )

Sgtl5000 only supports I2S, I2S left, I2S right, PCM A, PCM B format.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>protocol</i>	Audio data transfer protocol.

### 59.3.5.4 void SGTL\_SetMasterSlave ( sgtl\_handle\_t \* *handle*, bool *master* )

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>master</i>	1 represent master, 0 represent slave.

### 59.3.5.5 status\_t SGTL\_SetVolume ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module*, uint32\_t *volume* )

This function would set the volume of sgtl5000 modules. This interface set module volume. The function assume that left channel and right channel has the same volume.

kSGTL\_ModuleADC volume range: 0 - 0xF, 0dB - 22.5dB kSGTL\_ModuleDAC volume range: 0x3C - 0xF0, 0dB - -90dB kSGTL\_ModuleHP volume range: 0 - 0x7F, 12dB - -51.5dB kSGTL\_ModuleLineOut volume range: 0 - 0x1F, 0.5dB steps

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>volume</i>	Volume value need to be set. The value is the exact value in register.

### 59.3.5.6 uint32\_t SGTL\_GetVolume ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module* )

This function gets the volume of sgtl5000 modules. This interface get DAC module volume. The function assume that left channel and right channel has the same volume.

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.

## Returns

Module value, the value is exact value in register.

### 59.3.5.7 status\_t SGTL\_SetMute ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module*, bool *mute* )

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>mute</i>	True means mute, and false means unmute.

### 59.3.5.8 status\_t SGTL\_EnableModule ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module* )

## Parameters

<i>handle</i>	Sgtl5000 handle structure.
---------------	----------------------------

<i>module</i>	Module expected to enable.
---------------	----------------------------

#### 59.3.5.9 **status\_t SGTL\_DisableModule ( sgtl\_handle\_t \* *handle*, sgtl\_module\_t *module* )**

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Module expected to enable.

#### 59.3.5.10 **status\_t SGTL\_Deinit ( sgtl\_handle\_t \* *handle* )**

Shut down Sctl5000 modules.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
---------------	------------------------------------

#### 59.3.5.11 **status\_t SGTL\_ConfigDataFormat ( sgtl\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sample\_rate*, uint32\_t *bits* )**

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>mclk</i>	Master clock frequency of I2S.
<i>sample_rate</i>	Sample rate of audio file running in sctl5000. Sctl5000 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (Sctl5000 only supports 16bit, 20bit, 24bit and 32 bit in HW).

#### 59.3.5.12 **status\_t SGTL\_SetPlay ( sgtl\_handle\_t \* *handle*, uint32\_t *playSource* )**

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>playSource</i>	play source value, reference _sgtl_play_source.

Returns

kStatus\_Success, else failed.

#### 59.3.5.13 status\_t SGTL\_SetRecord ( sgtl\_handle\_t \* *handle*, uint32\_t *recordSource* )

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>recordSource</i>	record source value, reference _sgtl_record_source.

Returns

kStatus\_Success, else failed.

#### 59.3.5.14 status\_t SGTL\_WriteReg ( sgtl\_handle\_t \* *handle*, uint16\_t *reg*, uint16\_t *val* )

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>val</i>	Value needs to write into the register.

#### 59.3.5.15 status\_t SGTL\_ReadReg ( sgtl\_handle\_t \* *handle*, uint16\_t *reg*, uint16\_t \* *val* )

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.



<i>val</i>	Value written to.
------------	-------------------

**59.3.5.16** `status_t SGTL_ModifyReg ( sgtl_handle_t * handle, uint16_t reg, uint16_t clr_mask, uint16_t val )`

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>clr_mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

## 59.4 Tfa9896

### 59.4.1 Overview

#### Data Structures

- struct [tfa9896BiquadM\\_t](#)  
*biquadm More...*
- struct [tfa9896FilterM\\_t](#)  
*filter More...*
- struct [tfa9896\\_StateInfoLive\\_t](#)  
*status info live More...*
- struct [tfa9896SPKRBST\\_SpkrModel\\_t](#)  
*speaker mode More...*
- struct [tfa9896\\_audio\\_format\\_t](#)  
*Audio format configuration. More...*
- struct [tfa9896\\_config\\_t](#)  
*Initialize structure of TFA9896. More...*
- struct [tfa9896\\_handle\\_t](#)  
*tfa9896 handler More...*

#### Macros

- #define [TFA\\_I2C\\_BITRATE](#) (400000U)  
*TFA I2S bit clock.*
- #define [TFA9896\\_I2C\\_HANDLER\\_SIZE](#) (CODEC\_I2C\_MASTER\_HANDLER\_SIZE)  
*tfa9896 handle size*

#### Typedefs

- typedef int [int24](#)  
*type definition*

## Enumerations

- enum {
  - kStatus\_TFA9896\_Ok = MAKE\_STATUS(kStatusGroup\_Generic, 0),
  - kStatus\_TFA9896\_DSP\_not\_running = MAKE\_STATUS(kStatusGroup\_Generic, 1),
  - kStatus\_TFA9896\_Bad\_Parameter = MAKE\_STATUS(kStatusGroup\_Generic, 2),
  - kStatus\_TFA9896\_NotOpen,
  - kStatus\_TFA9896\_OutOfHandles = MAKE\_STATUS(kStatusGroup\_Generic, 4),
  - kStatus\_TFA9896\_StateTimedOut,
  - kStatus\_TFA9896\_RpcBase = MAKE\_STATUS(kStatusGroup\_Generic, 100),
  - kStatus\_TFA9896\_RpcBusy = MAKE\_STATUS(kStatusGroup\_Generic, 101),
  - kStatus\_TFA9896\_RpcModId = MAKE\_STATUS(kStatusGroup\_Generic, 102),
  - kStatus\_TFA9896\_RpcParamId = MAKE\_STATUS(kStatusGroup\_Generic, 103),
  - kStatus\_TFA9896\_RpcInfoId = MAKE\_STATUS(kStatusGroup\_Generic, 104),
  - kStatus\_TFA9896\_RpcNotAllowedSpeaker,
  - kStatus\_TFA9896\_Not\_Implemented = MAKE\_STATUS(kStatusGroup\_Generic, 106),
  - kStatus\_TFA9896\_Not\_Supported = MAKE\_STATUS(kStatusGroup\_Generic, 107),
  - kStatus\_TFA9896\_I2C\_Fatal,
  - kStatus\_TFA9896\_I2C\_NonFatal,
  - kStatus\_TFA9896\_Other = MAKE\_STATUS(kStatusGroup\_Generic, 1000) }*status flag*
- enum tfa9896\_DMEN\_t {
  - DMEM\_PMEM = 0,
  - DMEM\_XMEM = 1,
  - DMEM\_YMEM = 2,
  - DMEM\_IOMEM = 3 }*dmem*
- enum tfa9896\_mute\_t
  - mute status*
- enum tfa9896\_SpeakerBoostStatusFlagsLive\_t
  - speaker boost status flag*
- enum tfa9896\_bit\_width\_t { ktfa9896\_BitWidth16 = 0x0 }
  - Bit width.*
- enum tfa9896\_protocol\_t { kTFA9896\_ProtocolI2S = 0x2 }
  - The audio data transfer protocol.*
- enum tfa9896\_sample\_rate\_t
  - Sample rate.*

## Functions

- uint16\_t TFA9896\_isFactory (tfa9896\_handle\_t \*handle)
  - check if TFA9896 Hardware factory registers are set .*
- uint16\_t TFA9896\_GetBits (tfa9896\_handle\_t \*handle, const uint16\_t bf)
  - get TFA9896 bitfield value .*
- status\_t TFA9896\_SetBits (tfa9896\_handle\_t \*handle, const uint16\_t bf, const uint16\_t value)
  - set TFA9896 bitfield value .*
- status\_t TFA9896\_DSP\_System\_Stable (tfa9896\_handle\_t \*handle, int \*ready)

- wait for DSP to be stable before RPC communications .*
- `status_t TFA9896_ClearOneTimeCalibration (tfa9896_handle_t *handle)`  
*clear MTP registers to prepare calibration .*
- `status_t TFA9896_SetOneTimeCalibration (tfa9896_handle_t *handle)`  
*set calibration once registers.*
- `status_t TFA9896_SetFactoryValues (tfa9896_handle_t *handle)`  
*set MTP factory values .*
- `status_t TFA9896_CheckICROMversion (tfa9896_handle_t *handle, const unsigned char patchheader[])`  
*check DSP patch suitability to the TFA9896 device .*
- `status_t TFA9896_ProcessPatchFile (tfa9896_handle_t *handle, int length, const unsigned char *bytes)`  
*load DSP patch to DSP memory .*
- `status_t TFA9896_DSPWriteTables (tfa9896_handle_t *handle)`  
*set DSP memory table .*
- `status_t TFA9896_DspWriteConfig (tfa9896_handle_t *handle, int length, const unsigned char *p-ConfigBytes)`  
*write DSP config file to DSP memory .*
- `status_t TFA9896_DspWriteSpeakerParameters (tfa9896_handle_t *handle, int length, const unsigned char *pSpeakerBytes)`  
*write DSP speaker file to DSP memory .*
- `status_t TFA9896_DspWritePreset (tfa9896_handle_t *handle, int length, const unsigned char *p-PresetBytes)`  
*write DSP preset file to DSP memory .*
- `status_t TFA9896_Write_FilterBank (tfa9896_handle_t *handle, tfa9896FilterM_t *filter)`  
*write DSP filter params to DSP memory .*
- `status_t TFA9896_WaitCalibrateDone (tfa9896_handle_t *handle, int *calibrateDone)`  
*wait calibration to be finalized .*
- `status_t TFA9896_DspGetCalibrationImpedance (tfa9896_handle_t *handle, float *pRe25)`  
*retrieve calibration impedance value and expose it to user.*
- `status_t TFA9896_PrintCalibration (tfa9896_handle_t *handle)`  
*print calibration value .*
- `status_t TFA9896_DSP_Write_Mem_Word (tfa9896_handle_t *handle, unsigned short address, int value, int memtype)`  
*write word to IOMEM DSP memory .*
- `status_t TFA9896_ReadRegister (tfa9896_handle_t *handle, uint8_t subaddress, unsigned short *value)`  
*read a hardware register .*
- `status_t TFA9896_WriteRegister (tfa9896_handle_t *handle, uint8_t subaddress, uint16_t value)`  
*write a hardware register .*
- `status_t TFA9896_SetMute (tfa9896_handle_t *handle, tfa9896_mute_t mute)`  
*mute/unmute TFA9896 codec*
- `status_t TFA9896_SetVolume (tfa9896_handle_t *handle, uint8_t volume_level)`  
*Set amplifier volume.*
- `status_t TFA9896_SetOVPBypass (tfa9896_handle_t *handle)`  
*set OVP in bypass .*
- `status_t TFA9896_Init (tfa9896_handle_t *handle, tfa9896_config_t *tfa9896Config)`  
*Initialize TFA9896.*
- `status_t TFA9896_Deinit (tfa9896_handle_t *handle)`  
*DeInitialize TFA9896.*

- `status_t TFA9896_SetFormat` (`tfa9896_handle_t *handle`, `uint32_t mclk`, `uint32_t sampleRate`, `uint32_t bitWidth`)  
*set audio input format.*
- `void TFA9896_Powerdown` (`tfa9896_handle_t *handle`, `int powerdown`)  
*power-on/off TFA98xx device.*

## 59.4.2 Data Structure Documentation

### 59.4.2.1 struct tfa9896BiquadM\_t

### 59.4.2.2 struct tfa9896FilterM\_t

#### Data Fields

- `uint8_t type`  
*(== enum FilterTypes, assure 8bits length)*

### 59.4.2.3 struct tfa9896\_StateInfoLive\_t

### 59.4.2.4 struct tfa9896SPKRBST\_SpkrModel\_t

### 59.4.2.5 struct tfa9896\_audio\_format\_t

#### Data Fields

- `tfa9896_sample_rate_t sampleRate`  
*Sample rate.*
- `tfa9896_bit_width_t bitWidth`  
*Bit width.*

### 59.4.2.6 struct tfa9896\_config\_t

#### Data Fields

- `tfa9896_protocol_t protocol`  
*Audio transfer protocol.*
- `tfa9896_audio_format_t format`  
*Audio format.*
- `bool master`  
*true is master, false is slave*
- `uint8_t slaveAddress`  
*slave address*
- `codec_i2c_config_t i2cConfig`  
*i2c bus configuration*
- `uint8_t calibrate`  
*user handles calibration!*

### 59.4.2.7 struct tfa9896\_handle\_t

#### Data Fields

- [tfa9896\\_config\\_t](#) \* config  
*tfa9896 config pointer*

## 59.4.3 Enumeration Type Documentation

### 59.4.3.1 anonymous enum

#### Enumerator

**kStatus\_TFA9896\_Ok** kStatus\_TFA9896\_Ok = 0,  
**kStatus\_TFA9896\_DSP\_not\_running** communication with the DSP failed, presumably because DSP not running kStatus\_TFA9896\_DSP\_not\_running  
**kStatus\_TFA9896\_Bad\_Parameter** kStatus\_TFA9896\_Bad\_Parameter  
**kStatus\_TFA9896\_NotOpen** kStatus\_TFA9896\_NotOpen, the given handle is not open  
**kStatus\_TFA9896\_OutOfHandles** too many handles  
**kStatus\_TFA9896\_StateTimedOut** the expected response did not occur within the expected time  
 Tfa9896\_Error\_StateTimedOut, the expected response did not occur within the expected time  
**kStatus\_TFA9896\_RpcBase** kStatus\_TFA9896\_RpcBase = 100,  
**kStatus\_TFA9896\_RpcBusy** kStatus\_TFA9896\_RpcBusy = 101,  
**kStatus\_TFA9896\_RpcModId** kStatus\_TFA9896\_RpcModId = 102,  
**kStatus\_TFA9896\_RpcParamId** kStatus\_TFA9896\_RpcParamId = 103  
**kStatus\_TFA9896\_RpcInfoId** kStatus\_TFA9896\_RpcInfoId = 104  
**kStatus\_TFA9896\_RpcNotAllowedSpeaker** kStatus\_TFA9896\_RpcNotAllowedSpeaker = 105  
**kStatus\_TFA9896\_Not\_Implemented** kStatus\_TFA9896\_Not\_Implemented  
**kStatus\_TFA9896\_Not\_Supported** kStatus\_TFA9896\_Not\_Supported  
**kStatus\_TFA9896\_I2C\_Fatal** Fatal I2C error occurred kStatus\_TFA9896\_I2C\_Fatal.  
**kStatus\_TFA9896\_I2C\_NonFatal** Nonfatal I2C error, and retry count reached.  
**kStatus\_TFA9896\_Other** kStatus\_TFA9896\_Other = 1000

### 59.4.3.2 enum tfa9896\_DMEM\_t

#### Enumerator

**DMEM\_PMEM** pmem  
**DMEM\_XMEM** xmem  
**DMEM\_YMEM** ymem  
**DMEM\_IOMEM** iomem

### 59.4.3.3 enum tfa9896\_bit\_width\_t

Enumerator

*kTfa9896\_BitWidth16* 16 bits

### 59.4.3.4 enum tfa9896\_protocol\_t

Enumerator

*kTFA9896\_ProtocolI2S* I2S type.

### 59.4.3.5 enum tfa9896\_sample\_rate\_t

## 59.4.4 Function Documentation

### 59.4.4.1 uint16\_t TFA9896\_isFactory ( tfa9896\_handle\_t \* *handle* )

Parameters

<i>handle</i>	TFA9896 codec handle.
---------------	-----------------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

### 59.4.4.2 uint16\_t TFA9896\_GetBits ( tfa9896\_handle\_t \* *handle*, const uint16\_t *bf* )

Parameters

<i>handle</i>	TFA9896 codec handle.
<i>bf</i>	to be read

Returns

Returns 16 bits read value.

### 59.4.4.3 status\_t TFA9896\_SetBits ( tfa9896\_handle\_t \* *handle*, const uint16\_t *bf*, const uint16\_t *value* )

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>bf</i>	to be set
<i>value</i>	to be set

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.4 **status\_t TFA9896\_DSP\_System\_Stable ( tfa9896\_handle\_t \* *handle*, int \* *ready* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>ready</i>	DSP system stable status.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.5 **status\_t TFA9896\_ClearOneTimeCalibration ( tfa9896\_handle\_t \* *handle* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
---------------	-----------------------

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.6 **status\_t TFA9896\_SetOneTimeCalibration ( tfa9896\_handle\_t \* *handle* )**

## Parameters

---



<i>handle</i>	TFA9896 codec handle.
---------------	-----------------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.7 **status\_t TFA9896\_SetFactoryValues ( tfa9896\_handle\_t \* *handle* )**

Parameters

<i>handle</i>	TFA9896 codec handle.
---------------	-----------------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.8 **status\_t TFA9896\_CheckICROMversion ( tfa9896\_handle\_t \* *handle*, const unsigned char *patchheader*[] )**

Parameters

<i>handle</i>	TFA9896 codec handle.
<i>patchheader</i>	pattern to check with.

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.9 **status\_t TFA9896\_ProcessPatchFile ( tfa9896\_handle\_t \* *handle*, int *length*, const unsigned char \* *bytes* )**

Parameters

<i>handle</i>	TFA9896 codec handle.
---------------	-----------------------

<i>length</i>	of the patch.
<i>bytes</i>	that contains patch data.

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.10 **status\_t TFA9896\_DSPWriteTables ( tfa9896\_handle\_t \* *handle* )**

Parameters

<i>handle</i>	TFA9896 codec handle.
---------------	-----------------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.11 **status\_t TFA9896\_DspWriteConfig ( tfa9896\_handle\_t \* *handle*, int *length*, const unsigned char \* *pConfigBytes* )**

Parameters

<i>handle</i>	TFA9896 codec handle.
<i>length</i>	of the config.
<i>pConfigBytes</i>	that contains config data.

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.12 **status\_t TFA9896\_DspWriteSpeakerParameters ( tfa9896\_handle\_t \* *handle*, int *length*, const unsigned char \* *pSpeakerBytes* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>length</i>	of the speaker data.
<i>pSpeakerBytes</i>	that contains speaker data.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.13 **status\_t TFA9896\_DspWritePreset ( tfa9896\_handle\_t \* *handle*, int *length*, const unsigned char \* *pPresetBytes* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>length</i>	of the preset data.
<i>pPresetBytes</i>	that contains preset data.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.14 **status\_t TFA9896\_Write\_FilterBank ( tfa9896\_handle\_t \* *handle*, tfa9896FilterM\_t \* *filter* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>filter</i>	of the filter data.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.15 **status\_t TFA9896\_WaitCalibrateDone ( tfa9896\_handle\_t \* *handle*, int \* *calibrateDone* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>calibrateDone</i>	calibration done flag.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.16 **status\_t TFA9896\_DspGetCalibrationImpedance ( tfa9896\_handle\_t \* *handle*, float \* *pRe25* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>pRe25</i>	calibration value.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.17 **status\_t TFA9896\_PrintCalibration ( tfa9896\_handle\_t \* *handle* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
---------------	-----------------------

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.18 **status\_t TFA9896\_DSP\_Write\_Mem\_Word ( tfa9896\_handle\_t \* *handle*, unsigned short *address*, int *value*, int *memtype* )**

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>address</i>	to be written.
<i>value</i>	value write.
<i>memtype</i>	to be written.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.19 status\_t TFA9896\_ReadRegister ( tfa9896\_handle\_t \* *handle*, uint8\_t *subaddress*, unsigned short \* *value* )

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>subaddress</i>	register address.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

## Parameters

<i>handle</i>	TFA98xx codec handle.
<i>subaddress</i>	register address.
<i>value</i>	read out register value.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.20 status\_t TFA9896\_WriteRegister ( tfa9896\_handle\_t \* *handle*, uint8\_t *subaddress*, uint16\_t *value* )

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>subaddress</i>	register address.
<i>value</i>	value to write.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

## Parameters

<i>handle</i>	TFA98xx codec handle.
<i>subaddress</i>	register address.
<i>value</i>	value to write.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.21 `status_t TFA9896_SetMute ( tfa9896_handle_t * handle, tfa9896_mute_t mute )`

mute/unmute TFA98XX codec

## Parameters

<i>handle</i>	TFA9896 codec handle.
<i>mute</i>	mute mode.

## Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

## Parameters

<i>handle</i>	TFA98xx codec handle.
---------------	-----------------------

<i>mute</i>	mute mode.
-------------	------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

**59.4.4.22** `status_t TFA9896_SetVolume ( tfa9896_handle_t * handle, uint8_t volume_level )`

Parameters

<i>handle</i>	TFA9896 codec handle.
<i>volume_level</i>	volume level.

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

**59.4.4.23** `status_t TFA9896_SetOVPBypass ( tfa9896_handle_t * handle )`

Parameters

<i>handle</i>	TFA98xx codec handle.
---------------	-----------------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

**59.4.4.24** `status_t TFA9896_Init ( tfa9896_handle_t * handle, tfa9896_config_t * tfa9896Config )`

Parameters

<i>handle</i>	TFA98xx codec handle.
---------------	-----------------------

<i>tfa9896Config</i>	Codec configuration.
----------------------	----------------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.25 **status\_t TFA9896\_Deinit ( tfa9896\_handle\_t \* *handle* )**

Parameters

<i>handle</i>	TFA98xx codec handle.
---------------	-----------------------

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.26 **status\_t TFA9896\_SetFormat ( tfa9896\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )**

Parameters

<i>handle</i>	TFA98xx codec handle.
<i>mclk</i>	master clock frequency
<i>sampleRate</i>	to be set.
<i>bitWidth</i>	to be set.

Returns

Returns [kStatus\\_TFA9896\\_Ok](#) if success, otherwise returns error code.

#### 59.4.4.27 **void TFA9896\_Powerdown ( tfa9896\_handle\_t \* *handle*, int *powerdown* )**

Parameters



<i>handle</i>	TFA98xx codec handle.
<i>powerdown</i>	to on/off

## 59.5 Tfa9xxx

### 59.5.1 Overview

#### Data Structures

- struct `tfa9xxx_audio_format_t`  
*tfa9xxx audio format [More...](#)*
- struct `tfa9xxx_config_t`  
*Initialize structure of TFA9XXX. [More...](#)*
- struct `tfa9xxx_handle_t`  
*tfa9xxx codec handler Application should allocate a buffer with TFA9XXX\_HANDLE\_SIZE for handle definition, such as `uint8_t tfa9xxxHandleBuffer[TFA9XXX_HANDLE_SIZE]`; `tfa9xxx_handle_t *tfa9xxx-Handle = tfa9xxxHandleBuffer`; [More...](#)*

#### Macros

- #define `TFA9XXX_I2C_HANDLER_SIZE` (`CODEC_I2C_MASTER_HANDLER_SIZE`)  
*tfa9xxx handle size*
- #define `TFA9XXX_I2C_BAUDRATE` (`400000U`)  
*TFA9XXX\_I2C baudrate.*

#### Enumerations

- enum `tfa9xxx_protocol_t` { `kTFA9XXX_BusI2S` = 0 }  
*The audio data transfer protocol choice.*
- enum `_tfa9xxx_sample_rate` { `kTFA9XXX_AudioSampleRate48KHz` = 48000U }  
*audio sample rate definition, more sample rates can be supported in the future*
- enum `_tfa9xxx_audio_bit_width` { `kTFA9XXX_AudioBitWidth16bit` = 16U }  
*audio bit width, more bit width can be supported in the future*
- enum `_tfa98xxx_play_channel` {  
    `kTFA9XXX_PlayChannelLeft0` = 1U,  
    `kTFA9XXX_PlayChannelRight0` = 2U }  
*play channel*

#### Functions

- `status_t TFA9XXX_Init` (`tfa9xxx_handle_t *handle`, `tfa9xxx_config_t *tfa9xxxConfig`)  
*Initialize the TFA, put the TFA to operating state, allocate memory side.*
- `status_t TFA9XXX_Deinit` (`tfa9xxx_handle_t *handle`)  
*Deinitialize the TFA, put the TFA to powerdown state.*
- `status_t TFA9XXX_SetMute` (`tfa9xxx_handle_t *handle`, `bool isMute`)  
*Mute/Unmute the TFA.*
- `status_t TFA9XXX_ConfigDataFormat` (`tfa9xxx_handle_t *handle`, `uint32_t mclk`, `uint32_t sampleRate`, `uint32_t bitWidth`)  
*Configure the TFA based on I2S format.*

- `status_t TFA9XXX_SetVolume` (`tfa9xxx_handle_t *handle`, `uint32_t volume`)  
*Set the volume level.*
- `status_t TFA9XXX_SetPlayChannel` (`tfa9xxx_handle_t *handle`, `uint32_t playChannel`)  
*Set the audio channel for a speaker.*
- `status_t TFA9XXX_Start` (`tfa9xxx_handle_t *handle`)  
*Start the TFA.*
- `status_t TFA9XXX_Stop` (`tfa9xxx_handle_t *handle`)  
*Stop the TFA.*
- `status_t TFA9XXX_Reset` (`tfa9xxx_handle_t *handle`)  
*Reset the TFA.*
- `status_t TFA9XXX_CheckCalibrationStatus` (`tfa9xxx_handle_t *handle`, `bool *isTFACalibrated`)  
*check if TFA is calibrated.*
- `status_t TFA9XXX_CalibrateSpeakerBoost` (`tfa9xxx_handle_t *handle`)  
*Start Speakerboost Calibration.*
- `status_t TFA9XXX_HardcodeCalibrationValue` (`tfa9xxx_handle_t *handle`)  
*Hardcode calibration value for DSP usage instead of triggering calibration.*
- `status_t TFA9XXX_GetStatus` (`tfa9xxx_handle_t *handle`)  
*Get the status of a running TFA.*
- `status_t TFA9XXX_ConvertErrorCode` (`int32_t rc`)  
*Convert the return check value from TFA driver to predefined error code.*

## Driver version

- `#define FSL_TFA9XXX_DRIVER_VERSION` (`MAKE_VERSION(8, 1, 2)`)  
*TFA9XXX driver version 8.1.2.*

### 59.5.1.1 README

The **tfa9xxx** driver supported the following TFA amplifiers: TFA9894N1, TFA9894N2 and TFA9892N1.

#### Typical use cases:

##### 1. Initialize TFA:

Create a `tfa9xxx_config_t`, and set up all the necessary fields.

```
#include "tfa_config_tfa9894N2.h"
tfa9xxx_config_t tfa9xxxConfig = {
    .i2cConfig          = {.codecI2CInstance = BOARD_CODEC_I2C_INSTANCE, .codecI2CSourceC
    .slaveAddress        = TFA9XXX_I2C_ADDR_0,
    .protocol            = kTFA9XXX_BusI2S,
    .format              = {.sampleRate = kTFA9XXX_AudioSampleRate48KHz, .bitWidth = kTFA9
    .tfaContainer        = tfa_container_bin,
    .deviceIndex        = 0,
};
codec_config_t boardCodecConfig = {.codecDevType = kCODEC_TFA9XXX, .codecDevConfig = &tfa
```

- If you use multiple TFAs, each TFA requires a `tfa9xxx_config_t`.
- The `.tfaContainer` should point to an hex array, here defined in `tfa_config_tfa9894N2.h`. This header file included in the driver is for default usage. A customized

tuning can be achieved using QuickStudio or TFAConfigurator, generating customized configuration header file.

- The `.deviceIndex` should be 0 for a single TFA. For multiple TFAs use case, the `.deviceIndex` should be from 0 to `(TFA9XXX_DEV_NUM - 1)` for each `tfa9xxx_config_t`.
- The slave address of TFA is defined by the voltage level on pin ADS2 and ADS1. Therefore 4 possible slave addresses are: 0x34, 0x35, 0x36 and 0x37.

Call `CODEC_Init(codecHandle, &boardCodecConfig)` to initialize the TFA.

```
void BOARD_Codec_Init()
{
    status_t rc;
    rc = CODEC_Init(&codecHandle, &boardCodecConfig);
    if(rc != kStatus_Success)
        usb_echo("Codec init failed!\n");
}
```

- If you use multiple TFAs, you need to call `CODEC_Init()` for each TFA, every call with its own handle and config.
- `CODEC_Init()` eventually calls `TFA9XXX_Init()`, this is the actual function for TFA initialization.

## 2. Set Volume:

Call `CODEC_SetVolume()` with volume between 0 ~ 100, which eventually passes volume to `TFA9XXX_SetVolume()`.

```
CODEC_SetVolume(&codecHandle, kCODEC_SupportPlayChannelLeft0 | kCODEC_SupportPlayChannelLeft1)
```

For tuning using QuickStudio, it is suggested to set the volume to be 100 (maximum) before tuning started. Otherwise, changes during tuning might be too subtle to be heard.

## 3. Mute/unmute

Call `CODEC_SetMute()` to mute or unmute the TFA, which eventually calls `TFA9XXX_SetMute()`.

```
void BOARD_SetCodecMuteUnmute(bool mute)
{
    status_t rc;
    rc = CODEC_SetMute(&codecHandle, kCODEC_PlayChannelLeft0 | kCODEC_PlayChannelRight0,
    if(rc != kStatus_Success)
        usb_echo("Codec set mute/unmute failed!\n");
}
```

- The `TFA9XXX_Init()` function calls `TFA9XXX_SetMute()` at the end to unmute the TFA. This is fine for single TFA usage. If multiple TFAs are used, you might want to unmute all of them at once instead of unmuting TFA one by one as `TFA9XXX_Init()` is called respectively. In this case, you need to comment out the `TFA9XXX_SetMute()` part in `TFA9XXX_Init()` function, and do the unmute after all the `CODEC_Init()` calls.

## Special functions

```
status_t TFA9XXX_SetPlayChannel(tfa9xxx_handle_t *handle, enum _codec_play_channel playChannel)
```

- By default, I2S channel is configured by the `.tfaContainer` in `tfa9xxx_config_t`. So you don't need to call this function. However, if required, calling this function allows overwriting I2S

channel selection. This can be useful when the tuning is done, and you simply want to change the I2S channel.

- A typical stereo setup is to play left channel for left speaker and right channel for right speaker. A typical mono setup is play both channel for a single speaker.

## 59.5.2 Data Structure Documentation

### 59.5.2.1 struct tfa9xxx\_audio\_format\_t

#### Data Fields

- enum [\\_tfa9xxx\\_sample\\_rate](#) sampleRate  
*sample rate*
- enum [\\_tfa9xxx\\_audio\\_bit\\_width](#) bitWidth  
*bit width*

### 59.5.2.2 struct tfa9xxx\_config\_t

#### Data Fields

- [tfa9xxx\\_protocol\\_t](#) protocol  
*Audio transfer protocol.*
- [tfa9xxx\\_audio\\_format\\_t](#) format  
*Audio format.*
- uint8\_t [slaveAddress](#)  
*tfa9xxx device address*
- [codec\\_i2c\\_config\\_t](#) i2cConfig  
*i2c configuration*
- uint8\_t \* [tfaContainer](#)  
*tfa container array*
- uint8\_t [deviceIndex](#)  
*tfa device index, starting from 0, up to TFA9XXX\_DEV\_NUM - 1*

### 59.5.2.3 struct tfa9xxx\_handle\_t

#### Data Fields

- [tfa9xxx\\_config\\_t](#) \* config  
*tfa9xxx config pointer*
- uint8\_t [i2cHandle](#) [TFA9XXX\_I2C\_HANDLER\_SIZE]  
*i2c handle*

### 59.5.3 Macro Definition Documentation

59.5.3.1 **#define FSL\_TFA9XXX\_DRIVER\_VERSION (MAKE\_VERSION(8, 1, 2))**

### 59.5.4 Enumeration Type Documentation

59.5.4.1 **enum tfa9xxx\_protocol\_t**

TFA9XXX only supports I2S format.

Enumerator

***kTFA9XXX\_BusI2S*** I2S type.

59.5.4.2 **enum \_tfa9xxx\_sample\_rate**

Enumerator

***kTFA9XXX\_AudioSampleRate48KHz*** Sample rate 48000 Hz.

59.5.4.3 **enum \_tfa9xxx\_audio\_bit\_width**

Enumerator

***kTFA9XXX\_AudioBitWidth16bit*** audio bit width 16

59.5.4.4 **enum \_tfa98xxx\_play\_channel**

Enumerator

***kTFA9XXX\_PlayChannelLeft0*** codec play channel left 0

***kTFA9XXX\_PlayChannelRight0*** codec play channel right 0

### 59.5.5 Function Documentation

59.5.5.1 **status\_t TFA9XXX\_Init ( tfa9xxx\_handle\_t \* *handle*, tfa9xxx\_config\_t \* *tfa9xxxConfig* )**

## Parameters

<i>handle</i>	TFA9XXX handle structure.
<i>tfa9xxxConfig</i>	TFA9XXX configuration structure.

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

### 59.5.5.2 status\_t TFA9XXX\_Deinit ( tfa9xxx\_handle\_t \* *handle* )

## Parameters

<i>handle</i>	TFA9XXX handle structure.
---------------	---------------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

### 59.5.5.3 status\_t TFA9XXX\_SetMute ( tfa9xxx\_handle\_t \* *handle*, bool *isMute* )

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	TFA9XXX handle structure.
<i>isMute</i>	true is mute, false is unmute..

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

### 59.5.5.4 status\_t TFA9XXX\_ConfigDataFormat ( tfa9xxx\_handle\_t \* *handle*, uint32\_t *mclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

Assuming TFA\_Init() is already called by calling [CODEC\\_Init\(\)](#), the TFA will be in operating state. So before calling TFA\_SetFormat(), the TFA needs to be in powerdown state by calling TFA\_Stop().

## Parameters

<i>handle</i>	TFA9XXX handle structure.
<i>mclk</i>	The mclk.
<i>sampleRate</i>	The sample rate.
<i>bitWidth</i>	The bit width.

## Returns

Returns [kStatus\\_Success](#) if success, otherwise returns error code.

#### 59.5.5.5 status\_t TFA9XXX\_SetVolume ( tfa9xxx\_handle\_t \* *handle*, uint32\_t *volume* )

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	TFA9XXX handle structure.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

#### 59.5.5.6 status\_t TFA9XXX\_SetPlayChannel ( tfa9xxx\_handle\_t \* *handle*, uint32\_t *playChannel* )

By default, I2S channel is configured by the .tfaContainer in [tfa9xxx\\_config\\_t](#). So you don't need to call this function. However, if required, calling this function allows overwriting I2S channel selection. This can be useful when the tuning is done, and you simply want to change the I2S channel.

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	TFA9XXX handle structure.
---------------	---------------------------



<i>playChannel</i>	_codec_play_channel play channel, available values are kCODEC_PlayChannel-SpeakerLeft, kCODEC_PlayChannelSpeakerRight, kCODEC_PlayChannelSpeaker-Left   kCODEC_PlayChannelSpeakerRight.
--------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

#### 59.5.5.7 status\_t TFA9XXX\_Start ( tfa9xxx\_handle\_t \* *handle* )

Start device will initialize if the device is in cold state if already warm then only clocks will be started.

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	The TFA codec handle.
---------------	-----------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

#### 59.5.5.8 status\_t TFA9XXX\_Stop ( tfa9xxx\_handle\_t \* *handle* )

Stop will put the TFA in powerdown/standby mode, the next time TFA start will be a warm start.

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	The TFA9XXX handle structure.
---------------	-------------------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

#### 59.5.5.9 status\_t TFA9XXX\_Reset ( tfa9xxx\_handle\_t \* *handle* )

Reset will put the in powerdown/standby mode, the next time TFA start will be a cold start.

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	The TFA9XXX handle structure.
---------------	-------------------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

#### 59.5.5.10 status\_t TFA9XXX\_CheckCalibrationStatus ( tfa9xxx\_handle\_t \* *handle*, bool \* *isTFACalibrated* )

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	The TFA9XXX handle structure.
<i>isTFA-Calibrated</i>	This value stores if TFA is calibrated.

## Returns

status\_t Returns kStatus\_Success if operation is successfully, otherwise returns error code..

#### 59.5.5.11 status\_t TFA9XXX\_CalibrateSpeakerBoost ( tfa9xxx\_handle\_t \* *handle* )

The calibration will measure speaker impedance, and calculate the speaker impedance at 25 degree. This value will be used to estimate the real-time temperature.

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	The TFA codec handle.
---------------	-----------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

#### 59.5.5.12 status\_t TFA9XXX\_HardcodeCalibrationValue ( tfa9xxx\_handle\_t \* *handle* )

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	TFA9XXX handle structure.
---------------	---------------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

### 59.5.5.13 status\_t TFA9XXX\_GetStatus ( tfa9xxx\_handle\_t \* *handle* )

This function has dependency on internal structure, it has to be called after TFA9XXX\_CreatePlatform();

## Parameters

<i>handle</i>	The TFA9XXX handle structure.
---------------	-------------------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

### 59.5.5.14 status\_t TFA9XXX\_ConvertErrorCode ( int32\_t *rc* )

## Parameters

<i>rc</i>	Return check value from TFA driver.
-----------	-------------------------------------

## Returns

status\_t Returns kStatus\_Success if success, otherwise returns error code.

## 59.6 Wm8524

### 59.6.1 Overview

#### Data Structures

- struct `wm8524_handle_t`  
WM8524 handler. [More...](#)

#### Typedefs

- typedef void(\* `wm8524_setMuteIO`)(uint32\_t output)  
< mute control io function pointer

#### Enumerations

- enum `wm8524_protocol_t` {  
    `kWM8524_ProtocolLeftJustified` = 0x0,  
    `kWM8524_ProtocolI2S` = 0x1,  
    `kWM8524_ProtocolRightJustified` = 0x2 }  
    *The audio data transfer protocol.*
- enum `_wm8524_mute_control` {  
    `kWM8524_Mute` = 0U,  
    `kWM8524_Unmute` = 1U }  
    *wm8524 mute operation*

#### Functions

- `status_t WM8524_Init` (`wm8524_handle_t` \*handle, `wm8524_config_t` \*config)  
    *Initializes WM8524.*
- void `WM8524_ConfigFormat` (`wm8524_handle_t` \*handle, `wm8524_protocol_t` protocol)  
    *Configure WM8524 audio protocol.*
- void `WM8524_SetMute` (`wm8524_handle_t` \*handle, bool isMute)  
    *Sets the codec mute state.*

#### Driver version

- #define `FSL_WM8524_DRIVER_VERSION` (`MAKE_VERSION`(2, 1, 1))  
    *WM8524 driver version 2.1.1.*

## 59.6.2 Data Structure Documentation

### 59.6.2.1 struct wm8524\_handle\_t

#### Data Fields

- wm8524\_config\_t \* [config](#)  
*wm8524 config pointer*

## 59.6.3 Macro Definition Documentation

### 59.6.3.1 #define FSL\_WM8524\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1))

## 59.6.4 Typedef Documentation

### 59.6.4.1 typedef void(\* wm8524\_setMutelO)(uint32\_t output)

format control io function pointer

## 59.6.5 Enumeration Type Documentation

### 59.6.5.1 enum wm8524\_protocol\_t

Enumerator

*kWM8524\_ProtocolLeftJustified* Left justified mode.  
*kWM8524\_ProtocolI2S* I2S mode.  
*kWM8524\_ProtocolRightJustified* Right justified mode.

### 59.6.5.2 enum \_wm8524\_mute\_control

Enumerator

*kWM8524\_Mute* mute left and right channel DAC  
*kWM8524\_Unmute* unmute left and right channel DAC

## 59.6.6 Function Documentation

### 59.6.6.1 status\_t WM8524\_Init ( wm8524\_handle\_t \* *handle*, wm8524\_config\_t \* *config* )

## Parameters

<i>handle</i>	WM8524 handle structure.
<i>config</i>	WM8524 configure structure.

## Returns

kStatus\_Success.

### 59.6.6.2 void WM8524\_ConfigFormat ( wm8524\_handle\_t \* *handle*, wm8524\_protocol\_t *protocol* )

## Parameters

<i>handle</i>	WM8524 handle structure.
<i>protocol</i>	WM8524 configuration structure.

### 59.6.6.3 void WM8524\_SetMute ( wm8524\_handle\_t \* *handle*, bool *isMute* )

## Parameters

<i>handle</i>	WM8524 handle structure.
<i>isMute</i>	true means mute, false means normal.

## 59.7 Wm8904

### 59.7.1 Overview

#### Data Structures

- struct [wm8904\\_fl\\_config\\_t](#)  
*wm8904 fl configuration [More...](#)*
- struct [wm8904\\_audio\\_format\\_t](#)  
*Audio format configuration. [More...](#)*
- struct [wm8904\\_config\\_t](#)  
*Configuration structure of WM8904. [More...](#)*
- struct [wm8904\\_handle\\_t](#)  
*wm8904 codec handler [More...](#)*

#### Macros

- #define [WM8904\\_I2C\\_HANDLER\\_SIZE](#) (CODEC\_I2C\_MASTER\_HANDLER\_SIZE)  
*wm8904 handle size*
- #define [WM8904\\_DEBUG\\_REGISTER](#) 0  
*wm8904 debug macro*
- #define [WM8904\\_RESET](#) (0x00)  
*WM8904 register map.*
- #define [WM8904\\_I2C\\_ADDRESS](#) (0x1A)  
*WM8904 I2C address.*
- #define [WM8904\\_I2C\\_BITRATE](#) (400000U)  
*WM8904 I2C bit rate.*
- #define [WM8904\\_MAP\\_HEADPHONE\\_LINEOUT\\_MAX\\_VOLUME](#) 0x3FU  
*WM8904 maximum volume.*

#### Enumerations

- enum {  
    [kStatus\\_WM8904\\_Success](#) = 0x0,  
    [kStatus\\_WM8904\\_Fail](#) = 0x1 }  
*WM8904 status return codes.*
- enum {  
    [kWM8904\\_LRCPolarityNormal](#) = 0U,  
    [kWM8904\\_LRCPolarityInverted](#) = 1U << 4U }  
*WM8904 lrc polarity.*
- enum [wm8904\\_module\\_t](#) {  
    [kWM8904\\_ModuleADC](#) = 0,  
    [kWM8904\\_ModuleDAC](#) = 1,  
    [kWM8904\\_ModulePGA](#) = 2,  
    [kWM8904\\_ModuleHeadphone](#) = 3,  
    [kWM8904\\_ModuleLineout](#) = 4 }  
*wm8904 module value*

- enum  
    *wm8904 play channel*
- enum `wm8904_timeslot_t` {  
    `kWM8904_TimeSlot0` = 0U,  
    `kWM8904_TimeSlot1` = 1U }  
    *WM8904 time slot.*
- enum `wm8904_protocol_t` {  
    `kWM8904_ProtocolI2S` = 0x2,  
    `kWM8904_ProtocolLeftJustified` = 0x1,  
    `kWM8904_ProtocolRightJustified` = 0x0,  
    `kWM8904_ProtocolPCMA` = 0x3,  
    `kWM8904_ProtocolPCMB` = 0x3 | (1 << 4) }  
    *The audio data transfer protocol.*
- enum `wm8904_fs_ratio_t` {  
    `kWM8904_FsRatio64X` = 0x0,  
    `kWM8904_FsRatio128X` = 0x1,  
    `kWM8904_FsRatio192X` = 0x2,  
    `kWM8904_FsRatio256X` = 0x3,  
    `kWM8904_FsRatio384X` = 0x4,  
    `kWM8904_FsRatio512X` = 0x5,  
    `kWM8904_FsRatio768X` = 0x6,  
    `kWM8904_FsRatio1024X` = 0x7,  
    `kWM8904_FsRatio1408X` = 0x8,  
    `kWM8904_FsRatio1536X` = 0x9 }  
    *The SYSCLK / fs ratio.*
- enum `wm8904_sample_rate_t` {  
    `kWM8904_SampleRate8kHz` = 0x0,  
    `kWM8904_SampleRate12kHz` = 0x1,  
    `kWM8904_SampleRate16kHz` = 0x2,  
    `kWM8904_SampleRate24kHz` = 0x3,  
    `kWM8904_SampleRate32kHz` = 0x4,  
    `kWM8904_SampleRate48kHz` = 0x5,  
    `kWM8904_SampleRate11025Hz` = 0x6,  
    `kWM8904_SampleRate22050Hz` = 0x7,  
    `kWM8904_SampleRate44100Hz` = 0x8 }  
    *Sample rate.*
- enum `wm8904_bit_width_t` {  
    `kWM8904_BitWidth16` = 0x0,  
    `kWM8904_BitWidth20` = 0x1,  
    `kWM8904_BitWidth24` = 0x2,  
    `kWM8904_BitWidth32` = 0x3 }  
    *Bit width.*
- enum {  
    `kWM8904_RecordSourceDifferentialLine` = 1U,  
    `kWM8904_RecordSourceLineInput` = 2U,  
    `kWM8904_RecordSourceDifferentialMic` = 4U,



- ```
kWM8904_RecordSourceDigitalMic = 8U }
```
- wm8904 record source*
- enum {
 

```
kWM8904_RecordChannelLeft1 = 1U,
kWM8904_RecordChannelLeft2 = 2U,
kWM8904_RecordChannelLeft3 = 4U,
kWM8904_RecordChannelRight1 = 1U,
kWM8904_RecordChannelRight2 = 2U,
kWM8904_RecordChannelRight3 = 4U,
kWM8904_RecordChannelDifferentialPositive1 = 1U,
kWM8904_RecordChannelDifferentialPositive2 = 2U,
kWM8904_RecordChannelDifferentialPositive3 = 4U,
kWM8904_RecordChannelDifferentialNegative1 = 8U,
kWM8904_RecordChannelDifferentialNegative2 = 16U,
kWM8904_RecordChannelDifferentialNegative3 = 32U }
```

*wm8904 record channel*
  - enum {
 

```
kWM8904_PlaySourcePGA = 1U,
kWM8904_PlaySourceDAC = 4U }
```

*wm8904 play source*
  - enum `wm8904_sys_clk_source_t` {
 

```
kWM8904_SysClkSourceMCLK = 0U,
kWM8904_SysClkSourceFLL = 1U << 14 }
```

*wm8904 system clock source*
  - enum `wm8904_fl_clk_source_t` { `kWM8904_FLLClkSourceMCLK = 0U` }

*wm8904 fl clock source*

## Functions

- `status_t WM8904_WriteRegister` (`wm8904_handle_t` \*handle, `uint8_t` reg, `uint16_t` value)
 

*WM8904 write register.*
- `status_t WM8904_ReadRegister` (`wm8904_handle_t` \*handle, `uint8_t` reg, `uint16_t` \*value)
 

*WM8904 read register.*
- `status_t WM8904_ModifyRegister` (`wm8904_handle_t` \*handle, `uint8_t` reg, `uint16_t` mask, `uint16_t` value)
 

*WM8904 modify register.*
- `status_t WM8904_Init` (`wm8904_handle_t` \*handle, `wm8904_config_t` \*wm8904Config)
 

*Initializes WM8904.*
- `status_t WM8904_Deinit` (`wm8904_handle_t` \*handle)
 

*Deinitializes the WM8904 codec.*
- void `WM8904_GetDefaultConfig` (`wm8904_config_t` \*config)
 

*Fills the configuration structure with default values.*
- `status_t WM8904_SetMasterSlave` (`wm8904_handle_t` \*handle, bool master)
 

*Sets WM8904 as master or slave.*
- `status_t WM8904_SetMasterClock` (`wm8904_handle_t` \*handle, `uint32_t` sysclk, `uint32_t` sampleRate, `uint32_t` bitWidth)
 

*Sets WM8904 master clock configuration.*

- `status_t WM8904_SetFLLConfig (wm8904_handle_t *handle, wm8904_fl_config_t *config)`  
WM8904 set PLL configuration This function will enable the GPIO1 FLL clock output function, so user can see the generated fl output clock frequency from WM8904 GPIO1.
- `status_t WM8904_SetProtocol (wm8904_handle_t *handle, wm8904_protocol_t protocol)`  
Sets the audio data transfer protocol.
- `status_t WM8904_SetAudioFormat (wm8904_handle_t *handle, uint32_t sysclk, uint32_t sampleRate, uint32_t bitWidth)`  
Sets the audio data format.
- `status_t WM8904_CheckAudioFormat (wm8904_handle_t *handle, wm8904_audio_format_t *format, uint32_t mclkFreq)`  
check and update the audio data format.
- `status_t WM8904_SetVolume (wm8904_handle_t *handle, uint16_t volumeLeft, uint16_t volumeRight)`  
Sets the module output volume.
- `status_t WM8904_SetMute (wm8904_handle_t *handle, bool muteLeft, bool muteRight)`  
Sets the headphone output mute.
- `status_t WM8904_SelectLRCPolarity (wm8904_handle_t *handle, uint32_t polarity)`  
Select LRC polarity.
- `status_t WM8904_EnableDACTDMMMode (wm8904_handle_t *handle, wm8904_timeslot_t timeSlot)`  
Enable WM8904 DAC time slot.
- `status_t WM8904_EnableADCTDMMMode (wm8904_handle_t *handle, wm8904_timeslot_t timeSlot)`  
Enable WM8904 ADC time slot.
- `status_t WM8904_SetModulePower (wm8904_handle_t *handle, wm8904_module_t module, bool isEnabled)`  
SET the module output power.
- `status_t WM8904_SetDACVolume (wm8904_handle_t *handle, uint8_t volume)`  
SET the DAC module volume.
- `status_t WM8904_SetChannelVolume (wm8904_handle_t *handle, uint32_t channel, uint32_t volume)`  
Sets the channel output volume.
- `status_t WM8904_SetRecord (wm8904_handle_t *handle, uint32_t recordSource)`  
SET the WM8904 record source.
- `status_t WM8904_SetRecordChannel (wm8904_handle_t *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)`  
SET the WM8904 record source.
- `status_t WM8904_SetPlay (wm8904_handle_t *handle, uint32_t playSource)`  
SET the WM8904 play source.
- `status_t WM8904_SetChannelMute (wm8904_handle_t *handle, uint32_t channel, bool isMute)`  
Sets the channel mute.

## Driver version

- `#define FSL_WM8904_DRIVER_VERSION (MAKE_VERSION(2, 5, 1))`  
WM8904 driver version 2.5.1.

## 59.7.2 Data Structure Documentation

### 59.7.2.1 struct wm8904\_fll\_config\_t

#### Data Fields

- [wm8904\\_fll\\_clk\\_source\\_t](#) source  
*fll reference clock source*
- [uint32\\_t](#) [refClock\\_HZ](#)  
*fll reference clock frequency*
- [uint32\\_t](#) [outputClock\\_HZ](#)  
*fll output clock frequency*

### 59.7.2.2 struct wm8904\_audio\_format\_t

#### Data Fields

- [wm8904\\_fs\\_ratio\\_t](#) fsRatio  
*SYSCLK / fs ratio.*
- [wm8904\\_sample\\_rate\\_t](#) sampleRate  
*Sample rate.*
- [wm8904\\_bit\\_width\\_t](#) bitWidth  
*Bit width.*

### 59.7.2.3 struct wm8904\_config\_t

#### Data Fields

- [bool](#) [master](#)  
*Master or slave.*
- [wm8904\\_sys\\_clk\\_source\\_t](#) sysClkSource  
*system clock source*
- [wm8904\\_fll\\_config\\_t](#) \* fll  
*fll configuration*
- [wm8904\\_protocol\\_t](#) protocol  
*Audio transfer protocol.*
- [wm8904\\_audio\\_format\\_t](#) format  
*Audio format.*
- [uint32\\_t](#) [mclk\\_HZ](#)  
*MCLK frequency value.*
- [uint16\\_t](#) [recordSource](#)  
*record source*
- [uint16\\_t](#) [recordChannelLeft](#)  
*record channel*
- [uint16\\_t](#) [recordChannelRight](#)  
*record channel*
- [uint16\\_t](#) [playSource](#)  
*play source*

- `uint8_t slaveAddress`  
code device slave address
- `codec_i2c_config_t i2cConfig`  
i2c bus configuration

#### 59.7.2.4 struct `wm8904_handle_t`

##### Data Fields

- `wm8904_config_t * config`  
wm8904 config pointer
- `uint8_t i2cHandle [WM8904_I2C_HANDLER_SIZE]`  
i2c handle

#### 59.7.3 Macro Definition Documentation

59.7.3.1 `#define FSL_WM8904_DRIVER_VERSION (MAKE_VERSION(2, 5, 1))`

59.7.3.2 `#define WM8904_I2C_ADDRESS (0x1A)`

59.7.3.3 `#define WM8904_I2C_BITRATE (400000U)`

#### 59.7.4 Enumeration Type Documentation

##### 59.7.4.1 anonymous enum

Enumerator

*`kStatus_WM8904_Success`* Success.  
*`kStatus_WM8904_Fail`* Failure.

##### 59.7.4.2 anonymous enum

Enumerator

*`kWM8904_LRCPolarityNormal`* LRC polarity normal.  
*`kWM8904_LRCPolarityInverted`* LRC polarity inverted.

##### 59.7.4.3 enum `wm8904_module_t`

Enumerator

*`kWM8904_ModuleADC`* module ADC  
*`kWM8904_ModuleDAC`* module DAC

*kWM8904\_ModulePGA* module PGA  
*kWM8904\_ModuleHeadphone* module headphone  
*kWM8904\_ModuleLineout* module line out

#### 59.7.4.4 anonymous enum

#### 59.7.4.5 enum wm8904\_timeslot\_t

Enumerator

*kWM8904\_TimeSlot0* time slot0  
*kWM8904\_TimeSlot1* time slot1

#### 59.7.4.6 enum wm8904\_protocol\_t

Enumerator

*kWM8904\_ProtocolI2S* I2S type.  
*kWM8904\_ProtocolLeftJustified* Left justified mode.  
*kWM8904\_ProtocolRightJustified* Right justified mode.  
*kWM8904\_ProtocolPCMA* PCM A mode.  
*kWM8904\_ProtocolPCMB* PCM B mode.

#### 59.7.4.7 enum wm8904\_fs\_ratio\_t

Enumerator

*kWM8904\_FsRatio64X* SYSCLK is 64 \* sample rate \* frame width.  
*kWM8904\_FsRatio128X* SYSCLK is 128 \* sample rate \* frame width.  
*kWM8904\_FsRatio192X* SYSCLK is 192 \* sample rate \* frame width.  
*kWM8904\_FsRatio256X* SYSCLK is 256 \* sample rate \* frame width.  
*kWM8904\_FsRatio384X* SYSCLK is 384 \* sample rate \* frame width.  
*kWM8904\_FsRatio512X* SYSCLK is 512 \* sample rate \* frame width.  
*kWM8904\_FsRatio768X* SYSCLK is 768 \* sample rate \* frame width.  
*kWM8904\_FsRatio1024X* SYSCLK is 1024 \* sample rate \* frame width.  
*kWM8904\_FsRatio1408X* SYSCLK is 1408 \* sample rate \* frame width.  
*kWM8904\_FsRatio1536X* SYSCLK is 1536 \* sample rate \* frame width.

#### 59.7.4.8 enum wm8904\_sample\_rate\_t

Enumerator

*kWM8904\_SampleRate8kHz* 8 kHz

*kWM8904\_SampleRate12kHz* 12kHz  
*kWM8904\_SampleRate16kHz* 16kHz  
*kWM8904\_SampleRate24kHz* 24kHz  
*kWM8904\_SampleRate32kHz* 32kHz  
*kWM8904\_SampleRate48kHz* 48kHz  
*kWM8904\_SampleRate11025Hz* 11.025kHz  
*kWM8904\_SampleRate22050Hz* 22.05kHz  
*kWM8904\_SampleRate44100Hz* 44.1kHz

#### 59.7.4.9 enum wm8904\_bit\_width\_t

Enumerator

*kWM8904\_BitWidth16* 16 bits  
*kWM8904\_BitWidth20* 20 bits  
*kWM8904\_BitWidth24* 24 bits  
*kWM8904\_BitWidth32* 32 bits

#### 59.7.4.10 anonymous enum

Enumerator

*kWM8904\_RecordSourceDifferentialLine* record source from differential line  
*kWM8904\_RecordSourceLineInput* record source from line input  
*kWM8904\_RecordSourceDifferentialMic* record source from differential mic  
*kWM8904\_RecordSourceDigitalMic* record source from digital microphone

#### 59.7.4.11 anonymous enum

Enumerator

*kWM8904\_RecordChannelLeft1* left record channel 1  
*kWM8904\_RecordChannelLeft2* left record channel 2  
*kWM8904\_RecordChannelLeft3* left record channel 3  
*kWM8904\_RecordChannelRight1* right record channel 1  
*kWM8904\_RecordChannelRight2* right record channel 2  
*kWM8904\_RecordChannelRight3* right record channel 3  
*kWM8904\_RecordChannelDifferentialPositive1* differential positive record channel 1  
*kWM8904\_RecordChannelDifferentialPositive2* differential positive record channel 2  
*kWM8904\_RecordChannelDifferentialPositive3* differential positive record channel 3  
*kWM8904\_RecordChannelDifferentialNegative1* differential negative record channel 1  
*kWM8904\_RecordChannelDifferentialNegative2* differential negative record channel 2  
*kWM8904\_RecordChannelDifferentialNegative3* differential negative record channel 3

#### 59.7.4.12 anonymous enum

Enumerator

*kWM8904\_PlaySourcePGA* play source PGA, bypass ADC  
*kWM8904\_PlaySourceDAC* play source Input3

#### 59.7.4.13 enum wm8904\_sys\_clk\_source\_t

Enumerator

*kWM8904\_SysClkSourceMCLK* wm8904 system clock soure from MCLK  
*kWM8904\_SysClkSourceFLL* wm8904 system clock soure from FLL

#### 59.7.4.14 enum wm8904\_fl\_clk\_source\_t

Enumerator

*kWM8904\_FLLClkSourceMCLK* wm8904 FLL clock source from MCLK

### 59.7.5 Function Documentation

#### 59.7.5.1 status\_t WM8904\_WriteRegister ( wm8904\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t *value* )

Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8904 handle structure. |
| <i>reg</i>    | register address.        |
| <i>value</i>  | value to write.          |

Returns

kStatus\_Success, else failed.

#### 59.7.5.2 status\_t WM8904\_ReadRegister ( wm8904\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t \* *value* )

## Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8904 handle structure. |
| <i>reg</i>    | register address.        |
| <i>value</i>  | value to read.           |

## Returns

kStatus\_Success, else failed.

### 59.7.5.3 **status\_t WM8904\_ModifyRegister ( wm8904\_handle\_t \* *handle*, uint8\_t *reg*, uint16\_t *mask*, uint16\_t *value* )**

## Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8904 handle structure. |
| <i>reg</i>    | register address.        |
| <i>mask</i>   | register bits mask.      |
| <i>value</i>  | value to write.          |

## Returns

kStatus\_Success, else failed.

### 59.7.5.4 **status\_t WM8904\_Init ( wm8904\_handle\_t \* *handle*, wm8904\_config\_t \* *wm8904Config* )**

## Parameters

|                     |                                 |
|---------------------|---------------------------------|
| <i>handle</i>       | WM8904 handle structure.        |
| <i>wm8904Config</i> | WM8904 configuration structure. |

### 59.7.5.5 **status\_t WM8904\_Deinit ( wm8904\_handle\_t \* *handle* )**

This function resets WM8904.



## Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8904 handle structure. |
|---------------|--------------------------|

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 59.7.5.6 void WM8904\_GetDefaultConfig ( wm8904\_config\_t \* *config* )

The default values are:

master = false; protocol = kWM8904\_ProtocolI2S; format.fsRatio = kWM8904\_FsRatio64X; format.sampleRate = kWM8904\_SampleRate48kHz; format.bitWidth = kWM8904\_BitWidth16;

## Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>config</i> | default configurations of wm8904. |
|---------------|-----------------------------------|

### 59.7.5.7 status\_t WM8904\_SetMasterSlave ( wm8904\_handle\_t \* *handle*, bool *master* )

**Deprecated** DO NOT USE THIS API ANYMORE. IT HAS BEEN SUPERCEDED BY [WM8904\\_SetMasterClock](#)

## Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>handle</i> | WM8904 handle structure.          |
| <i>master</i> | true for master, false for slave. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 59.7.5.8 status\_t WM8904\_SetMasterClock ( wm8904\_handle\_t \* *handle*, uint32\_t *sysclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

User should pay attention to the sysclk parameter ,When using external MCLK as system clock source, the value should be frequency of MCLK, when using FLL as system clock source, the value should be frequency of the output of FLL.

## Parameters

|                   |                                |
|-------------------|--------------------------------|
| <i>handle</i>     | WM8904 handle structure.       |
| <i>sysclk</i>     | system clock source frequency. |
| <i>sampleRate</i> | sample rate                    |
| <i>bitWidth</i>   | bit width                      |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 59.7.5.9 status\_t WM8904\_SetFLLConfig ( wm8904\_handle\_t \* *handle*, wm8904\_fll\_config\_t \* *config* )

## Parameters

|               |                            |
|---------------|----------------------------|
| <i>handle</i> | wm8904 handler pointer.    |
| <i>config</i> | FLL configuration pointer. |

### 59.7.5.10 status\_t WM8904\_SetProtocol ( wm8904\_handle\_t \* *handle*, wm8904\_protocol\_t *protocol* )

## Parameters

|                 |                          |
|-----------------|--------------------------|
| <i>handle</i>   | WM8904 handle structure. |
| <i>protocol</i> | Audio transfer protocol. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

### 59.7.5.11 status\_t WM8904\_SetAudioFormat ( wm8904\_handle\_t \* *handle*, uint32\_t *sysclk*, uint32\_t *sampleRate*, uint32\_t *bitWidth* )

User should pay attention to the sysclk parameter ,When using external MCLK as system clock source, the value should be frequency of MCLK, when using FLL as system clock source, the value should be frequency of the output of FLL.

## Parameters

|                   |                                |
|-------------------|--------------------------------|
| <i>handle</i>     | WM8904 handle structure.       |
| <i>sysclk</i>     | system clock source frequency. |
| <i>sampleRate</i> | Sample rate frequency in Hz.   |
| <i>bitWidth</i>   | Audio data bit width.          |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.12 status\_t WM8904\_CheckAudioFormat ( wm8904\_handle\_t \* *handle*, wm8904\_audio\_format\_t \* *format*, uint32\_t *mclkFreq* )

This api is used check the fsRatio setting based on the mclk and sample rate, if fsRatio setting is not correct, it will correct it according to mclk and sample rate.

## Parameters

|                 |                          |
|-----------------|--------------------------|
| <i>handle</i>   | WM8904 handle structure. |
| <i>format</i>   | audio data format        |
| <i>mclkFreq</i> | mclk frequency           |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.13 status\_t WM8904\_SetVolume ( wm8904\_handle\_t \* *handle*, uint16\_t *volumeLeft*, uint16\_t *volumeRight* )

The parameter should be from 0 to 63. The resulting volume will be. 0 for -57DB, 63 for 6DB.

## Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8904 handle structure. |
|---------------|--------------------------|

|                    |                       |
|--------------------|-----------------------|
| <i>volumeLeft</i>  | left channel volume.  |
| <i>volumeRight</i> | right channel volume. |

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.14 **status\_t WM8904\_SetMute ( wm8904\_handle\_t \* *handle*, bool *muteLeft*, bool *muteRight* )**

Parameters

|                  |                                              |
|------------------|----------------------------------------------|
| <i>handle</i>    | WM8904 handle structure.                     |
| <i>muteLeft</i>  | true to mute left channel, false to unmute.  |
| <i>muteRight</i> | true to mute right channel, false to unmute. |

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.15 **status\_t WM8904\_SelectLRCPolarity ( wm8904\_handle\_t \* *handle*, uint32\_t *polarity* )**

Parameters

|                 |                          |
|-----------------|--------------------------|
| <i>handle</i>   | WM8904 handle structure. |
| <i>polarity</i> | LRC clock polarity.      |

Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.16 **status\_t WM8904\_EnableDACTDMMMode ( wm8904\_handle\_t \* *handle*, wm8904\_timeslot\_t *timeSlot* )**

## Parameters

|                 |                          |
|-----------------|--------------------------|
| <i>handle</i>   | WM8904 handle structure. |
| <i>timeSlot</i> | timeslot number.         |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.17 status\_t WM8904\_EnableADCTDMMMode ( wm8904\_handle\_t \* *handle*, wm8904\_timeslot\_t *timeSlot* )

## Parameters

|                 |                          |
|-----------------|--------------------------|
| <i>handle</i>   | WM8904 handle structure. |
| <i>timeSlot</i> | timeslot number.         |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.18 status\_t WM8904\_SetModulePower ( wm8904\_handle\_t \* *handle*, wm8904\_module\_t *module*, bool *isEnabled* )

## Parameters

|                        |                                   |
|------------------------|-----------------------------------|
| <i>handle</i>          | WM8904 handle structure.          |
| <i>module</i>          | wm8904 module.                    |
| <i>isEnabled, true</i> | is power on, false is power down. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

#### 59.7.5.19 status\_t WM8904\_SetDACVolume ( wm8904\_handle\_t \* *handle*, uint8\_t *volume* )

## Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8904 handle structure. |
| <i>volume</i> | volume to be configured. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

#### 59.7.5.20 **status\_t WM8904\_SetChannelVolume ( wm8904\_handle\_t \* *handle*, uint32\_t *channel*, uint32\_t *volume* )**

The parameter should be from 0 to 63. The resulting volume will be. 0 for -57dB, 63 for 6DB.

## Parameters

|                |                          |
|----------------|--------------------------|
| <i>handle</i>  | codec handle structure.  |
| <i>channel</i> | codec channel.           |
| <i>volume</i>  | volume value from 0 -63. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.21 **status\_t WM8904\_SetRecord ( wm8904\_handle\_t \* *handle*, uint32\_t *recordSource* )**

## Parameters

|                     |                                                                                                                                                                                                    |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>       | WM8904 handle structure.                                                                                                                                                                           |
| <i>recordSource</i> | record source , can be a value of kCODEC_ModuleRecordSourceDifferentialLine, kCODEC_ModuleRecordSourceDifferentialMic, kCODEC_ModuleRecordSourceSingleEndMic, kCODEC_ModuleRecordSourceDigitalMic. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

#### 59.7.5.22 **status\_t WM8904\_SetRecordChannel ( wm8904\_handle\_t \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )**

## Parameters

|                            |                                                                                                                                                                                                            |
|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>              | WM8904 handle structure.                                                                                                                                                                                   |
| <i>leftRecord-Channel</i>  | channel number of left record channel when using differential source, channel number of single end left channel when using single end source, channel number of digital mic when using digital mic source. |
| <i>rightRecord-Channel</i> | channel number of right record channel when using differential source, channel number of single end right channel when using single end source.                                                            |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

### 59.7.5.23 status\_t WM8904\_SetPlay ( wm8904\_handle\_t \* *handle*, uint32\_t *playSource* )

## Parameters

|                   |                                                                                                                                                                 |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>     | WM8904 handle structure.                                                                                                                                        |
| <i>playSource</i> | play source , can be a value of kCODEC_ModuleHeadphoneSourcePGA, kCODEC_ModuleHeadphoneSourceDAC, kCODEC_ModuleLineoutSourcePGA, kCODEC_ModuleLineoutSourceDAC. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

### 59.7.5.24 status\_t WM8904\_SetChannelMute ( wm8904\_handle\_t \* *handle*, uint32\_t *channel*, bool *isMute* )

## Parameters

|                |                             |
|----------------|-----------------------------|
| <i>handle</i>  | codec handle structure.     |
| <i>channel</i> | codec module name.          |
| <i>isMute</i>  | true is mute, false unmute. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise.

## 59.8 Wm8960

### 59.8.1 Overview

#### Data Structures

- struct [wm8960\\_audio\\_format\\_t](#)  
*wm8960 audio format [More...](#)*
- struct [wm8960\\_master\\_sysclk\\_config\\_t](#)  
*wm8960 master system clock configuration [More...](#)*
- struct [wm8960\\_config\\_t](#)  
*Initialize structure of WM8960. [More...](#)*
- struct [wm8960\\_handle\\_t](#)  
*wm8960 codec handler [More...](#)*

#### Macros

- #define [WM8960\\_I2C\\_HANDLER\\_SIZE](#) [CODEC\\_I2C\\_MASTER\\_HANDLER\\_SIZE](#)  
*wm8960 handle size*
- #define [WM8960\\_LINVOL](#) 0x0U  
*Define the register address of WM8960.*
- #define [WM8960\\_CACHEREGNUM](#) 56U  
*Cache register number.*
- #define [WM8960\\_CLOCK2\\_BCLK\\_DIV\\_MASK](#) 0xFU  
*WM8960 CLOCK2 bits.*
- #define [WM8960\\_IFACE1\\_FORMAT\\_MASK](#) 0x03U  
*WM8960\_IFACE1 FORMAT bits.*
- #define [WM8960\\_IFACE1\\_WL\\_MASK](#) 0x0CU  
*WM8960\_IFACE1 WL bits.*
- #define [WM8960\\_IFACE1\\_LRP\\_MASK](#) 0x10U  
*WM8960\_IFACE1 LRP bit.*
- #define [WM8960\\_IFACE1\\_DLR\\_SWAP\\_MASK](#) 0x20U  
*WM8960\_IFACE1 DLR\_SWAP bit.*
- #define [WM8960\\_IFACE1\\_MS\\_MASK](#) 0x40U  
*WM8960\_IFACE1 MS bit.*
- #define [WM8960\\_IFACE1\\_BCLK\\_INV\\_MASK](#) 0x80U  
*WM8960\_IFACE1 BCLK\_INV bit.*
- #define [WM8960\\_IFACE1\\_ALR\\_SWAP\\_MASK](#) 0x100U  
*WM8960\_IFACE1 ALR\_SWAP bit.*
- #define [WM8960\\_POWER1\\_VREF\\_MASK](#) 0x40U  
*WM8960\_POWER1.*
- #define [WM8960\\_POWER2\\_DACL\\_MASK](#) 0x100U  
*WM8960\_POWER2.*
- #define [WM8960\\_I2C\\_ADDR](#) 0x1A  
*WM8960 I2C address.*
- #define [WM8960\\_I2C\\_BAUDRATE](#) (100000U)  
*WM8960 I2C baudrate.*
- #define [WM8960\\_ADC\\_MAX\\_VOLUME\\_VALUE](#) 0xFFU  
*WM8960 maximum volume value.*



## Enumerations

- enum `wm8960_module_t` {  
`kWM8960_ModuleADC` = 0,  
`kWM8960_ModuleDAC` = 1,  
`kWM8960_ModuleVREF` = 2,  
`kWM8960_ModuleHP` = 3,  
`kWM8960_ModuleMICB` = 4,  
`kWM8960_ModuleMIC` = 5,  
`kWM8960_ModuleLineIn` = 6,  
`kWM8960_ModuleLineOut` = 7,  
`kWM8960_ModuleSpeaker` = 8,  
`kWM8960_ModuleOMIX` = 9 }  
*Modules in WM8960 board.*
- enum {  
`kWM8960_HeadphoneLeft` = 1,  
`kWM8960_HeadphoneRight` = 2,  
`kWM8960_SpeakerLeft` = 4,  
`kWM8960_SpeakerRight` = 8 }  
*wm8960 play channel*
- enum `wm8960_play_source_t` {  
`kWM8960_PlaySourcePGA` = 1,  
`kWM8960_PlaySourceInput` = 2,  
`kWM8960_PlaySourceDAC` = 4 }  
*wm8960 play source*
- enum `wm8960_route_t` {  
`kWM8960_RouteBypass` = 0,  
`kWM8960_RoutePlayback` = 1,  
`kWM8960_RoutePlaybackandRecord` = 2,  
`kWM8960_RouteRecord` = 5 }  
*WM8960 data route.*
- enum `wm8960_protocol_t` {  
`kWM8960_BusI2S` = 2,  
`kWM8960_BusLeftJustified` = 1,  
`kWM8960_BusRightJustified` = 0,  
`kWM8960_BusPCMA` = 3,  
`kWM8960_BusPCMB` = 3 | (1 << 4) }  
*The audio data transfer protocol choice.*
- enum `wm8960_input_t` {  
`kWM8960_InputClosed` = 0,  
`kWM8960_InputSingleEndedMic` = 1,  
`kWM8960_InputDifferentialMicInput2` = 2,  
`kWM8960_InputDifferentialMicInput3` = 3,  
`kWM8960_InputLineINPUT2` = 4,  
`kWM8960_InputLineINPUT3` = 5 }  
*wm8960 input source*

- enum {
  - kWM8960\_AudioSampleRate8KHz = 8000U,
  - kWM8960\_AudioSampleRate11025Hz = 11025U,
  - kWM8960\_AudioSampleRate12KHz = 12000U,
  - kWM8960\_AudioSampleRate16KHz = 16000U,
  - kWM8960\_AudioSampleRate22050Hz = 22050U,
  - kWM8960\_AudioSampleRate24KHz = 24000U,
  - kWM8960\_AudioSampleRate32KHz = 32000U,
  - kWM8960\_AudioSampleRate44100Hz = 44100U,
  - kWM8960\_AudioSampleRate48KHz = 48000U,
  - kWM8960\_AudioSampleRate96KHz = 96000U,
  - kWM8960\_AudioSampleRate192KHz = 192000U,
  - kWM8960\_AudioSampleRate384KHz = 384000U }*audio sample rate definition*
- enum {
  - kWM8960\_AudioBitWidth16bit = 16U,
  - kWM8960\_AudioBitWidth20bit = 20U,
  - kWM8960\_AudioBitWidth24bit = 24U,
  - kWM8960\_AudioBitWidth32bit = 32U }*audio bit width*
- enum wm8960\_sysclk\_source\_t {
  - kWM8960\_SysClkSourceMclk = 0U,
  - kWM8960\_SysClkSourceInternalPLL = 1U }*wm8960 sysclk source*

## Functions

- **status\_t WM8960\_Init** (wm8960\_handle\_t \*handle, const wm8960\_config\_t \*config)  
WM8960 initialize function.
- **status\_t WM8960\_Deinit** (wm8960\_handle\_t \*handle)  
Deinit the WM8960 codec.
- **status\_t WM8960\_SetDataRoute** (wm8960\_handle\_t \*handle, wm8960\_route\_t route)  
Set audio data route in WM8960.
- **status\_t WM8960\_SetLeftInput** (wm8960\_handle\_t \*handle, wm8960\_input\_t input)  
Set left audio input source in WM8960.
- **status\_t WM8960\_SetRightInput** (wm8960\_handle\_t \*handle, wm8960\_input\_t input)  
Set right audio input source in WM8960.
- **status\_t WM8960\_SetProtocol** (wm8960\_handle\_t \*handle, wm8960\_protocol\_t protocol)  
Set the audio transfer protocol.
- **void WM8960\_SetMasterSlave** (wm8960\_handle\_t \*handle, bool master)  
Set WM8960 as master or slave.
- **status\_t WM8960\_SetVolume** (wm8960\_handle\_t \*handle, wm8960\_module\_t module, uint32\_t volume)  
Set the volume of different modules in WM8960.
- **uint32\_t WM8960\_GetVolume** (wm8960\_handle\_t \*handle, wm8960\_module\_t module)  
Get the volume of different modules in WM8960.
- **status\_t WM8960\_SetMute** (wm8960\_handle\_t \*handle, wm8960\_module\_t module, bool is-

Enabled)

*Mute modules in WM8960.*

- `status_t WM8960_SetModule` (`wm8960_handle_t *handle`, `wm8960_module_t module`, `bool isEnabled`)

*Enable/disable expected devices.*

- `status_t WM8960_SetPlay` (`wm8960_handle_t *handle`, `uint32_t playSource`)

*SET the WM8960 play source.*

- `status_t WM8960_ConfigDataFormat` (`wm8960_handle_t *handle`, `uint32_t sysclk`, `uint32_t sample_rate`, `uint32_t bits`)

*Configure the data format of audio data.*

- `status_t WM8960_SetJackDetect` (`wm8960_handle_t *handle`, `bool isEnabled`)

*Enable/disable jack detect feature.*

- `status_t WM8960_WriteReg` (`wm8960_handle_t *handle`, `uint8_t reg`, `uint16_t val`)

*Write register to WM8960 using I2C.*

- `status_t WM8960_ReadReg` (`uint8_t reg`, `uint16_t *val`)

*Read register from WM8960 using I2C.*

- `status_t WM8960_ModifyReg` (`wm8960_handle_t *handle`, `uint8_t reg`, `uint16_t mask`, `uint16_t val`)

*Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_WM8960_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 2)`)  
*CLOCK driver version 2.2.2.*

## 59.8.2 Data Structure Documentation

### 59.8.2.1 struct wm8960\_audio\_format\_t

#### Data Fields

- `uint32_t mclk_HZ`  
*master clock frequency*
- `uint32_t sampleRate`  
*sample rate*
- `uint32_t bitWidth`  
*bit width*

### 59.8.2.2 struct wm8960\_master\_sysclk\_config\_t

#### Data Fields

- `wm8960_sysclk_source_t sysclkSource`  
*sysclk source*
- `uint32_t sysclkFreq`  
*PLL output frequency value.*

### 59.8.2.3 struct wm8960\_config\_t

#### Data Fields

- [wm8960\\_route\\_t](#) route  
*Audio data route.*
- [wm8960\\_protocol\\_t](#) bus  
*Audio transfer protocol.*
- [wm8960\\_audio\\_format\\_t](#) format  
*Audio format.*
- bool [master\\_slave](#)  
*Master or slave.*
- [wm8960\\_master\\_sysclk\\_config\\_t](#) masterClock  
*master clock configurations*
- bool [enableSpeaker](#)  
*True means enable class D speaker as output, false means no.*
- [wm8960\\_input\\_t](#) leftInputSource  
*Left input source for WM8960.*
- [wm8960\\_input\\_t](#) rightInputSource  
*Right input source for wm8960.*
- [wm8960\\_play\\_source\\_t](#) playSource  
*play source*
- uint8\_t [slaveAddress](#)  
*wm8960 device address*
- [codec\\_i2c\\_config\\_t](#) i2cConfig  
*i2c configuration*

#### Field Documentation

(1) [wm8960\\_route\\_t](#) [wm8960\\_config\\_t::route](#)

(2) bool [wm8960\\_config\\_t::master\\_slave](#)

### 59.8.2.4 struct wm8960\_handle\_t

#### Data Fields

- const [wm8960\\_config\\_t](#) \* config  
*wm8904 config pointer*
- uint8\_t [i2cHandle](#) [WM8960\_I2C\_HANDLER\_SIZE]  
*i2c handle*

### 59.8.3 Macro Definition Documentation

59.8.3.1 **#define WM8960\_LINVOL 0x0U**

59.8.3.2 **#define WM8960\_I2C\_ADDR 0x1A**

### 59.8.4 Enumeration Type Documentation

#### 59.8.4.1 enum wm8960\_module\_t

Enumerator

*kWM8960\_ModuleADC* ADC module in WM8960.

*kWM8960\_ModuleDAC* DAC module in WM8960.

*kWM8960\_ModuleVREF* VREF module.

*kWM8960\_ModuleHP* Headphone.

*kWM8960\_ModuleMICB* Mic bias.

*kWM8960\_ModuleMIC* Input Mic.

*kWM8960\_ModuleLineIn* Analog in PGA.

*kWM8960\_ModuleLineOut* Line out module.

*kWM8960\_ModuleSpeaker* Speaker module.

*kWM8960\_ModuleOMIX* Output mixer.

#### 59.8.4.2 anonymous enum

Enumerator

*kWM8960\_HeadphoneLeft* wm8960 headphone left channel

*kWM8960\_HeadphoneRight* wm8960 headphone right channel

*kWM8960\_SpeakerLeft* wm8960 speaker left channel

*kWM8960\_SpeakerRight* wm8960 speaker right channel

#### 59.8.4.3 enum wm8960\_play\_source\_t

Enumerator

*kWM8960\_PlaySourcePGA* wm8960 play source PGA

*kWM8960\_PlaySourceInput* wm8960 play source Input

*kWM8960\_PlaySourceDAC* wm8960 play source DAC

#### 59.8.4.4 enum wm8960\_route\_t

Only provide some typical data route, not all route listed. Note: Users cannot combine any routes, once a new route is set, the previous one would be replaced.

## Enumerator

*kWM8960\_RouteBypass* LINEIN->Headphone.  
*kWM8960\_RoutePlayback* I2SIN->DAC->Headphone.  
*kWM8960\_RoutePlaybackandRecord* I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.  
*kWM8960\_RouteRecord* LINEIN->ADC->I2SOUT.

**59.8.4.5 enum wm8960\_protocol\_t**

WM8960 only supports I2S format and PCM format.

## Enumerator

*kWM8960\_BusI2S* I2S type.  
*kWM8960\_BusLeftJustified* Left justified mode.  
*kWM8960\_BusRightJustified* Right justified mode.  
*kWM8960\_BusPCMA* PCM A mode.  
*kWM8960\_BusPCMB* PCM B mode.

**59.8.4.6 enum wm8960\_input\_t**

## Enumerator

*kWM8960\_InputClosed* Input device is closed.  
*kWM8960\_InputSingleEndedMic* Input as single ended mic, only use L/RINPUT1.  
*kWM8960\_InputDifferentialMicInput2* Input as differential mic, use L/RINPUT1 and L/RINPUT2.  
*kWM8960\_InputDifferentialMicInput3* Input as differential mic, use L/RINPUT1 and L/RINPUT3.  
*kWM8960\_InputLineINPUT2* Input as line input, only use L/RINPUT2.  
*kWM8960\_InputLineINPUT3* Input as line input, only use L/RINPUT3.

**59.8.4.7 anonymous enum**

## Enumerator

*kWM8960\_AudioSampleRate8KHz* Sample rate 8000 Hz.  
*kWM8960\_AudioSampleRate11025Hz* Sample rate 11025 Hz.  
*kWM8960\_AudioSampleRate12KHz* Sample rate 12000 Hz.  
*kWM8960\_AudioSampleRate16KHz* Sample rate 16000 Hz.  
*kWM8960\_AudioSampleRate22050Hz* Sample rate 22050 Hz.  
*kWM8960\_AudioSampleRate24KHz* Sample rate 24000 Hz.  
*kWM8960\_AudioSampleRate32KHz* Sample rate 32000 Hz.  
*kWM8960\_AudioSampleRate44100Hz* Sample rate 44100 Hz.  
*kWM8960\_AudioSampleRate48KHz* Sample rate 48000 Hz.

***kWM8960\_AudioSampleRate96KHz*** Sample rate 96000 Hz.  
***kWM8960\_AudioSampleRate192KHz*** Sample rate 192000 Hz.  
***kWM8960\_AudioSampleRate384KHz*** Sample rate 384000 Hz.

#### 59.8.4.8 anonymous enum

Enumerator

***kWM8960\_AudioBitWidth16bit*** audio bit width 16  
***kWM8960\_AudioBitWidth20bit*** audio bit width 20  
***kWM8960\_AudioBitWidth24bit*** audio bit width 24  
***kWM8960\_AudioBitWidth32bit*** audio bit width 32

#### 59.8.4.9 enum wm8960\_sysclk\_source\_t

Enumerator

***kWM8960\_SysClkSourceMclk*** sysclk source from external MCLK  
***kWM8960\_SysClkSourceInternalPLL*** sysclk source from internal PLL

### 59.8.5 Function Documentation

#### 59.8.5.1 **status\_t WM8960\_Init ( wm8960\_handle\_t \* *handle*, const wm8960\_config\_t \* *config* )**

The second parameter is NULL to WM8960 in this version. If users want to change the settings, they have to use wm8960\_write\_reg() or wm8960\_modify\_reg() to set the register value of WM8960. Note: If the codec\_config is NULL, it would initialize WM8960 using default settings. The default setting: codec\_config->route = kWM8960\_RoutePlaybackandRecord codec\_config->bus = kWM8960\_BusI2S codec\_config->master = slave

Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>handle</i> | WM8960 handle structure.        |
| <i>config</i> | WM8960 configuration structure. |

#### 59.8.5.2 **status\_t WM8960\_Deinit ( wm8960\_handle\_t \* *handle* )**

This function close all modules in WM8960 to save power.

## Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>handle</i> | WM8960 handle structure pointer. |
|---------------|----------------------------------|

### 59.8.5.3 **status\_t WM8960\_SetDataRoute ( wm8960\_handle\_t \* *handle*, wm8960\_route\_t *route* )**

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules. Note: If a new route is set, the previous route would not work.

## Parameters

|               |                             |
|---------------|-----------------------------|
| <i>handle</i> | WM8960 handle structure.    |
| <i>route</i>  | Audio data route in WM8960. |

### 59.8.5.4 **status\_t WM8960\_SetLeftInput ( wm8960\_handle\_t \* *handle*, wm8960\_input\_t *input* )**

## Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8960 handle structure. |
| <i>input</i>  | Audio input source.      |

### 59.8.5.5 **status\_t WM8960\_SetRightInput ( wm8960\_handle\_t \* *handle*, wm8960\_input\_t *input* )**

## Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8960 handle structure. |
| <i>input</i>  | Audio input source.      |

### 59.8.5.6 **status\_t WM8960\_SetProtocol ( wm8960\_handle\_t \* *handle*, wm8960\_protocol\_t *protocol* )**

WM8960 only supports I2S, left justified, right justified, PCM A, PCM B format.



## Parameters

|                 |                               |
|-----------------|-------------------------------|
| <i>handle</i>   | WM8960 handle structure.      |
| <i>protocol</i> | Audio data transfer protocol. |

**59.8.5.7 void WM8960\_SetMasterSlave ( wm8960\_handle\_t \* *handle*, bool *master* )**

## Parameters

|               |                                        |
|---------------|----------------------------------------|
| <i>handle</i> | WM8960 handle structure.               |
| <i>master</i> | 1 represent master, 0 represent slave. |

**59.8.5.8 status\_t WM8960\_SetVolume ( wm8960\_handle\_t \* *handle*, wm8960\_module\_t *module*, uint32\_t *volume* )**

This function would set the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Module:kWM8960\_ModuleADC, volume range value: 0 is mute, 1-255 is -97db to 30db Module:kWM8960\_ModuleDAC, volume range value: 0 is mute, 1-255 is -127db to 0db Module:kWM8960\_ModuleHP, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db Module:kWM8960\_ModuleLineIn, volume range value: 0 - 0x3F is -17.25db to 30db Module:kWM8960\_ModuleSpeaker, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db

## Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>handle</i> | WM8960 handle structure.                                       |
| <i>module</i> | Module to set volume, it can be ADC, DAC, Headphone and so on. |
| <i>volume</i> | Volume value need to be set.                                   |

**59.8.5.9 uint32\_t WM8960\_GetVolume ( wm8960\_handle\_t \* *handle*, wm8960\_module\_t *module* )**

This function gets the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>handle</i> | WM8960 handle structure.                                       |
| <i>module</i> | Module to set volume, it can be ADC, DAC, Headphone and so on. |

## Returns

Volume value of the module.

#### 59.8.5.10 **status\_t WM8960\_SetMute ( wm8960\_handle\_t \* *handle*, wm8960\_module\_t *module*, bool *isEnabled* )**

## Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>handle</i>    | WM8960 handle structure.          |
| <i>module</i>    | Modules need to be mute.          |
| <i>isEnabled</i> | Mute or unmute, 1 represent mute. |

#### 59.8.5.11 **status\_t WM8960\_SetModule ( wm8960\_handle\_t \* *handle*, wm8960\_module\_t *module*, bool *isEnabled* )**

## Parameters

|                  |                            |
|------------------|----------------------------|
| <i>handle</i>    | WM8960 handle structure.   |
| <i>module</i>    | Module expected to enable. |
| <i>isEnabled</i> | Enable or disable moudles. |

#### 59.8.5.12 **status\_t WM8960\_SetPlay ( wm8960\_handle\_t \* *handle*, uint32\_t *playSource* )**

## Parameters

|                   |                                                                                                                                                                                                     |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>     | WM8960 handle structure.                                                                                                                                                                            |
| <i>playSource</i> | play source , can be a value combine of kWM8960_ModuleHeadphoneSourcePGA, kWM8960_ModuleHeadphoneSourceDAC, kWM8960_ModulePlaySourceInput, kWM8960_ModulePlayMonoRight, kWM8960_ModulePlayMonoLeft. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

**59.8.5.13** `status_t WM8960_ConfigDataFormat ( wm8960_handle_t * handle, uint32_t sysclk, uint32_t sample_rate, uint32_t bits )`

This function would configure the registers about the sample rate, bit depths.

## Parameters

|                    |                                                                                                                                           |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>      | WM8960 handle structure pointer.                                                                                                          |
| <i>sysclk</i>      | system clock of the codec which can be generated by MCLK or PLL output.                                                                   |
| <i>sample_rate</i> | Sample rate of audio file running in WM8960. WM8960 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate. |
| <i>bits</i>        | Bit depth of audio file (WM8960 only supports 16bit, 20bit, 24bit and 32 bit in HW).                                                      |

**59.8.5.14** `status_t WM8960_SetJackDetect ( wm8960_handle_t * handle, bool isEnabled )`

## Parameters

|                  |                            |
|------------------|----------------------------|
| <i>handle</i>    | WM8960 handle structure.   |
| <i>isEnabled</i> | Enable or disable moudles. |

**59.8.5.15** `status_t WM8960_WriteReg ( wm8960_handle_t * handle, uint8_t reg, uint16_t val )`

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>handle</i> | WM8960 handle structure.                |
| <i>reg</i>    | The register address in WM8960.         |
| <i>val</i>    | Value needs to write into the register. |

**59.8.5.16** `status_t WM8960_ReadReg ( uint8_t reg, uint16_t * val )`

## Parameters

|            |                                 |
|------------|---------------------------------|
| <i>reg</i> | The register address in WM8960. |
| <i>val</i> | Value written to.               |

**59.8.5.17** `status_t WM8960_ModifyReg ( wm8960_handle_t * handle, uint8_t reg, uint16_t mask, uint16_t val )`

## Parameters

|               |                                                                                  |
|---------------|----------------------------------------------------------------------------------|
| <i>handle</i> | WM8960 handle structure.                                                         |
| <i>reg</i>    | The register address in WM8960.                                                  |
| <i>mask</i>   | The mask code for the bits want to write. The bit you want to write should be 0. |
| <i>val</i>    | Value needs to write into the register.                                          |

## 59.9 Wm8962

### 59.9.1 Overview

#### Data Structures

- struct [wm8962\\_audio\\_format\\_t](#)  
*wm8962 audio format [More...](#)*
- struct [wm8962\\_flk\\_clk\\_config\\_t](#)  
*wm8962 master system clock configuration [More...](#)*
- struct [wm8962\\_route\\_config\\_t](#)  
*WM8962 data route configurations. [More...](#)*
- struct [wm8962\\_config\\_t](#)  
*Initialize structure of WM8962. [More...](#)*
- struct [wm8962\\_handle\\_t](#)  
*wm8962 codec handler [More...](#)*

#### Macros

- #define [WM8962\\_I2C\\_HANDLER\\_SIZE](#) [CODEC\\_I2C\\_MASTER\\_HANDLER\\_SIZE](#)  
*wm8962 handle size*
- #define [WM8962\\_LINVOL](#) 0x0U  
*Define the register address of WM8962.*
- #define [WM8962\\_CACHEREGNUM](#) 56U  
*Cache register number.*
- #define [WM8962\\_CLOCK2\\_BCLK\\_DIV\\_MASK](#) 0xFU  
*WM8962 CLOCK2 bits.*
- #define [WM8962\\_IFACE0\\_FORMAT\\_MASK](#) 0x13U  
*WM8962\_IFACE0 FORMAT bits.*
- #define [WM8962\\_IFACE0\\_WL\\_MASK](#) 0x0CU  
*WM8962\_IFACE0 WL bits.*
- #define [WM8962\\_IFACE1\\_LRP\\_MASK](#) 0x10U  
*WM8962\_IFACE1 LRP bit.*
- #define [WM8962\\_IFACE1\\_DLR\\_SWAP\\_MASK](#) 0x20U  
*WM8962\_IFACE1 DLR\_SWAP bit.*
- #define [WM8962\\_IFACE1\\_MS\\_MASK](#) 0x40U  
*WM8962\_IFACE1 MS bit.*
- #define [WM8962\\_IFACE1\\_BCLK\\_INV\\_MASK](#) 0x80U  
*WM8962\_IFACE1 BCLK\_INV bit.*
- #define [WM8962\\_IFACE1\\_ALR\\_SWAP\\_MASK](#) 0x100U  
*WM8962\_IFACE1 ALR\_SWAP bit.*
- #define [WM8962\\_POWER1\\_VREF\\_MASK](#) 0x40U  
*WM8962\_POWER1.*
- #define [WM8962\\_POWER2\\_DACL\\_MASK](#) 0x100U  
*WM8962\_POWER2.*
- #define [WM8962\\_I2C\\_ADDR](#) (0x34 >> 1U)  
*WM8962 I2C address.*
- #define [WM8962\\_I2C\\_BAUDRATE](#) (100000U)  
*WM8962 I2C baudrate.*
- #define [WM8962\\_ADC\\_MAX\\_VOLUME\\_value](#) 0xFFU

WM8962 maximum volume value.

## Enumerations

- enum {  
     kWM8962\_InputMixerSourceInput2 = 4U,  
     kWM8962\_InputMixerSourceInput3 = 2U,  
     kWM8962\_InputMixerSourceInputPGA = 1U }  
     *wm8962 input mixer source.*
- enum {  
     kWM8962\_OutputMixerDisabled = 0U,  
     kWM8962\_OutputMixerSourceInput4Right = 1U,  
     kWM8962\_OutputMixerSourceInput4Left = 2U,  
     kWM8962\_OutputMixerSourceRightInputMixer = 4U,  
     kWM8962\_OutputMixerSourceLeftInputMixer = 8U,  
     kWM8962\_OutputMixerSourceRightDAC = 0x10U,  
     kWM8962\_OutputMixerSourceLeftDAC = 0x20U }  
     *wm8962 output mixer source.*
- enum wm8962\_module\_t {  
     kWM8962\_ModuleADC = 0,  
     kWM8962\_ModuleDAC = 1,  
     kWM8962\_ModuleMICB = 4,  
     kWM8962\_ModuleMIC = 5,  
     kWM8962\_ModuleLineIn = 6,  
     kWM8962\_ModuleHeadphone = 7,  
     kWM8962\_ModuleSpeaker = 8,  
     kWM8962\_ModuleHeaphoneMixer = 9,  
     kWM8962\_ModuleSpeakerMixer = 10 }  
     *Modules in WM8962 board.*
- enum wm8962\_protocol\_t {  
     kWM8962\_BusPCMA = 4,  
     kWM8962\_BusPCMB = 3,  
     kWM8962\_BusI2S = 2,  
     kWM8962\_BusLeftJustified = 1,  
     kWM8962\_BusRightJustified = 0 }  
     *The audio data transfer protocol choice.*
- enum wm8962\_input\_pga\_source\_t {  
     kWM8962\_InputPGASourceInput1 = 8,  
     kWM8962\_InputPGASourceInput2 = 4,  
     kWM8962\_InputPGASourceInput3 = 2,  
     kWM8962\_InputPGASourceInput4 = 1 }  
     *wm8962 input source*
- enum wm8962\_output\_pga\_source\_t {  
     kWM8962\_OutputPGASourceMixer = 0,  
     kWM8962\_OutputPGASourceDAC = 1 }

- wm8962 input source*
  - enum {
    - kWM8962\_AudioSampleRate8KHz = 8000U,
    - kWM8962\_AudioSampleRate11025Hz = 11025U,
    - kWM8962\_AudioSampleRate12KHz = 12000U,
    - kWM8962\_AudioSampleRate16KHz = 16000U,
    - kWM8962\_AudioSampleRate22050Hz = 22050U,
    - kWM8962\_AudioSampleRate24KHz = 24000U,
    - kWM8962\_AudioSampleRate32KHz = 32000U,
    - kWM8962\_AudioSampleRate44100Hz = 44100U,
    - kWM8962\_AudioSampleRate48KHz = 48000U,
    - kWM8962\_AudioSampleRate88200Hz = 88200U,
    - kWM8962\_AudioSampleRate96KHz = 96000U }
  - audio sample rate definition*
  - enum {
    - kWM8962\_AudioBitWidth16bit = 16U,
    - kWM8962\_AudioBitWidth20bit = 20U,
    - kWM8962\_AudioBitWidth24bit = 24U,
    - kWM8962\_AudioBitWidth32bit = 32U }
  - audio bit width*
  - enum `wm8962_flclk_source_t` {
    - kWM8962\_FLLClkSourceMCLK = 0U,
    - kWM8962\_FLLClkSourceBCLK = 1U }
  - wm8962 fl clock source*
  - enum `wm8962_sysclk_source_t` {
    - kWM8962\_SysClkSourceMclk = 0U,
    - kWM8962\_SysClkSourceFLL = 1U }
  - wm8962 sysclk source*

## Functions

- `status_t WM8962_Init (wm8962_handle_t *handle, const wm8962_config_t *config)`  
*WM8962 initialize function.*
- `status_t WM8962_Deinit (wm8962_handle_t *handle)`  
*Deinit the WM8962 codec.*
- `status_t WM8962_SetDataRoute (wm8962_handle_t *handle, const wm8962_route_config_t *route)`  
*Set audio data route in WM8962.*
- `status_t WM8962_SetProtocol (wm8962_handle_t *handle, wm8962_protocol_t protocol)`  
*Set the audio transfer protocol.*
- `status_t WM8962_SetModuleVolume (wm8962_handle_t *handle, wm8962_module_t module, uint32_t volume)`  
*Set the volume of different modules in WM8962.*
- `uint32_t WM8962_GetModuleVolume (wm8962_handle_t *handle, wm8962_module_t module)`  
*Get the volume of different modules in WM8962.*
- `status_t WM8962_SetModuleMute (wm8962_handle_t *handle, wm8962_module_t module, bool isEnabled)`



*Mute modules in WM8962.*

- `status_t WM8962_SetModulePower` (`wm8962_handle_t` \*handle, `wm8962_module_t` module, bool isEnabled)

*Enable/disable expected devices.*

- `status_t WM8962_ConfigDataFormat` (`wm8962_handle_t` \*handle, uint32\_t sysclk, uint32\_t sample\_rate, uint32\_t bits)

*Configure the data format of audio data.*

- `status_t WM8962_WriteReg` (`wm8962_handle_t` \*handle, uint16\_t reg, uint16\_t val)

*Write register to WM8962 using I2C.*

- `status_t WM8962_ReadReg` (`wm8962_handle_t` \*handle, uint16\_t reg, uint16\_t \*val)

*Read register from WM8962 using I2C.*

- `status_t WM8962_ModifyReg` (`wm8962_handle_t` \*handle, uint16\_t reg, uint16\_t mask, uint16\_t val)

*Modify some bits in the register using I2C.*

## Driver version

- #define `FSL_WM8962_DRIVER_VERSION` (`MAKE_VERSION`(2, 0, 3))  
*CLOCK driver version 2.0.3.*

## 59.9.2 Data Structure Documentation

### 59.9.2.1 struct wm8962\_audio\_format\_t

#### Data Fields

- uint32\_t `mclk_HZ`  
*master clock frequency*
- uint32\_t `sampleRate`  
*sample rate*
- uint32\_t `bitWidth`  
*bit width*

### 59.9.2.2 struct wm8962\_fll\_clk\_config\_t

#### Data Fields

- `wm8962_fllclk_source_t` `fllClockSource`  
*fll clock source*
- uint32\_t `fllReferenceClockFreq`  
*external input frequency*
- uint32\_t `fllOutputFreq`  
*FLL output frequency value.*

### 59.9.2.3 struct wm8962\_route\_config\_t

#### Data Fields

- bool [enableLoopBack](#)  
*enable loopback: ADC->DAC directly*
- [wm8962\\_input\\_pga\\_source\\_t](#) [leftInputPGASource](#)  
*Left input source for WM8962.*
- [uint32\\_t](#) [leftInputMixerSource](#)  
*left input MIXER source, combination value of [wm8962\\_input\\_mixer\\_source\\_t](#)*
- [wm8962\\_input\\_pga\\_source\\_t](#) [rightInputPGASource](#)  
*right input PGA source*
- [uint32\\_t](#) [rightInputMixerSource](#)  
*right input MIXER source, combination value of [wm8962\\_input\\_mixer\\_source\\_t](#)*
- [uint32\\_t](#) [leftSpeakerMixerSource](#)  
*speaker left MIXER source, combination value of [wm8962\\_output\\_mixer\\_source\\_t](#)*
- [wm8962\\_output\\_pga\\_source\\_t](#) [leftSpeakerPGASource](#)  
*speaker left PGA source*
- [uint32\\_t](#) [rightSpeakerMixerSource](#)  
*speaker right MIXER source, combination value of [wm8962\\_output\\_mixer\\_source\\_t](#)*
- [wm8962\\_output\\_pga\\_source\\_t](#) [rightSpeakerPGASource](#)  
*speaker right PGA source*
- [uint32\\_t](#) [leftHeadphoneMixerSource](#)  
*headphone left MIXER source, combination value of [wm8962\\_output\\_mixer\\_source\\_t](#)*
- [wm8962\\_output\\_pga\\_source\\_t](#) [leftHeadphonePGASource](#)  
*speaker left PGA source*
- [uint32\\_t](#) [rightHeadphoneMixerSource](#)  
*headphone right MIXER source, combination value of [wm8962\\_output\\_mixer\\_source\\_t](#)*
- [wm8962\\_output\\_pga\\_source\\_t](#) [rightHeadphonePGASource](#)  
*speaker right PGA source*

### 59.9.2.4 struct wm8962\_config\_t

#### Data Fields

- [wm8962\\_route\\_config\\_t](#) [route](#)  
*Audio data route.*
- [wm8962\\_protocol\\_t](#) [bus](#)  
*Audio transfer protocol.*
- [wm8962\\_audio\\_format\\_t](#) [format](#)  
*Audio format.*
- bool [masterSlave](#)  
*Master or slave.*
- [wm8962\\_sysclk\\_source\\_t](#) [sysclkSource](#)  
*sysclk source*
- [wm8962\\_fll\\_clk\\_config\\_t](#) [fllClock](#)  
*FLL clock configurations, shall be configured when [masterSlave](#) is true.*
- [uint8\\_t](#) [slaveAddress](#)  
*wm8962 device address*
- [codec\\_i2c\\_config\\_t](#) [i2cConfig](#)

*i2c configuration*

## Field Documentation

(1) `wm8962_route_config_t wm8962_config_t::route`

(2) `bool wm8962_config_t::masterSlave`

true: master mode, false: slave mode

### 59.9.2.5 struct `wm8962_handle_t`

#### Data Fields

- const `wm8962_config_t * config`  
*wm8904 config pointer*
- `uint8_t i2cHandle [WM8962_I2C_HANDLER_SIZE]`  
*i2c handle*

### 59.9.3 Macro Definition Documentation

59.9.3.1 `#define WM8962_LINVOL 0x0U`

59.9.3.2 `#define WM8962_I2C_ADDR (0x34 >> 1U)`

### 59.9.4 Enumeration Type Documentation

#### 59.9.4.1 anonymous enum

Enumerator

*kWM8962\_InputMixerSourceInput2* input mixer source input 2  
*kWM8962\_InputMixerSourceInput3* input mixer source input 3  
*kWM8962\_InputMixerSourceInputPGA* input mixer source input PGA

#### 59.9.4.2 anonymous enum

Enumerator

*kWM8962\_OutputMixerDisabled* output mixer disabled  
*kWM8962\_OutputMixerSourceInput4Right* output mixer source input 4 left  
*kWM8962\_OutputMixerSourceInput4Left* output mixer source input 4 right  
*kWM8962\_OutputMixerSourceRightInputMixer* output mixer source left input mixer  
*kWM8962\_OutputMixerSourceLeftInputMixer* output mixer source right input mixer  
*kWM8962\_OutputMixerSourceRightDAC* output mixer source left DAC

*kWM8962\_OutputMixerSourceLeftDAC* output mixer source Right DAC

#### 59.9.4.3 enum wm8962\_module\_t

Enumerator

*kWM8962\_ModuleADC* ADC module in WM8962.  
*kWM8962\_ModuleDAC* DAC module in WM8962.  
*kWM8962\_ModuleMICB* Mic bias.  
*kWM8962\_ModuleMIC* Input Mic.  
*kWM8962\_ModuleLineIn* Analog in PGA.  
*kWM8962\_ModuleHeadphone* Line out module.  
*kWM8962\_ModuleSpeaker* Speaker module.  
*kWM8962\_ModuleHeaphoneMixer* Output mixer.  
*kWM8962\_ModuleSpeakerMixer* Output mixer.

#### 59.9.4.4 enum wm8962\_protocol\_t

WM8962 only supports I2S format and PCM format.

Enumerator

*kWM8962\_BusPCMA* PCMA mode.  
*kWM8962\_BusPCMB* PCMB mode.  
*kWM8962\_BusI2S* I2S type.  
*kWM8962\_BusLeftJustified* Left justified mode.  
*kWM8962\_BusRightJustified* Right justified mode.

#### 59.9.4.5 enum wm8962\_input\_pga\_source\_t

Enumerator

*kWM8962\_InputPGASourceInput1* Input PGA source input1.  
*kWM8962\_InputPGASourceInput2* Input PGA source input2.  
*kWM8962\_InputPGASourceInput3* Input PGA source input3.  
*kWM8962\_InputPGASourceInput4* Input PGA source input4.

#### 59.9.4.6 enum wm8962\_output\_pga\_source\_t

Enumerator

*kWM8962\_OutputPGASourceMixer* Output PGA source mixer.  
*kWM8962\_OutputPGASourceDAC* Output PGA source DAC.

#### 59.9.4.7 anonymous enum

Enumerator

*kWM8962\_AudioSampleRate8KHz* Sample rate 8000 Hz.  
*kWM8962\_AudioSampleRate11025Hz* Sample rate 11025 Hz.  
*kWM8962\_AudioSampleRate12KHz* Sample rate 12000 Hz.  
*kWM8962\_AudioSampleRate16KHz* Sample rate 16000 Hz.  
*kWM8962\_AudioSampleRate22050Hz* Sample rate 22050 Hz.  
*kWM8962\_AudioSampleRate24KHz* Sample rate 24000 Hz.  
*kWM8962\_AudioSampleRate32KHz* Sample rate 32000 Hz.  
*kWM8962\_AudioSampleRate44100Hz* Sample rate 44100 Hz.  
*kWM8962\_AudioSampleRate48KHz* Sample rate 48000 Hz.  
*kWM8962\_AudioSampleRate88200Hz* Sample rate 88200 Hz.  
*kWM8962\_AudioSampleRate96KHz* Sample rate 96000 Hz.

#### 59.9.4.8 anonymous enum

Enumerator

*kWM8962\_AudioBitWidth16bit* audio bit width 16  
*kWM8962\_AudioBitWidth20bit* audio bit width 20  
*kWM8962\_AudioBitWidth24bit* audio bit width 24  
*kWM8962\_AudioBitWidth32bit* audio bit width 32

#### 59.9.4.9 enum wm8962\_flclk\_source\_t

Enumerator

*kWM8962\_FLLClkSourceMCLK* FLL clock source from MCLK.  
*kWM8962\_FLLClkSourceBCLK* FLL clock source from BCLK.

#### 59.9.4.10 enum wm8962\_sysclk\_source\_t

Enumerator

*kWM8962\_SysClkSourceMclk* sysclk source from external MCLK  
*kWM8962\_SysClkSourceFLL* sysclk source from internal FLL

## 59.9.5 Function Documentation

### 59.9.5.1 `status_t WM8962_Init ( wm8962_handle_t * handle, const wm8962_config_t * config )`

The second parameter is NULL to WM8962 in this version. If users want to change the settings, they have to use `wm8962_write_reg()` or `wm8962_modify_reg()` to set the register value of WM8962. Note: If the `codec_config` is NULL, it would initialize WM8962 using default settings. The default setting: `codec_config->route = kWM8962_RoutePlaybackandRecord` `codec_config->bus = kWM8962_BusI2S` `codec_config->master = slave`

Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>handle</i> | WM8962 handle structure.        |
| <i>config</i> | WM8962 configuration structure. |

### 59.9.5.2 `status_t WM8962_Deinit ( wm8962_handle_t * handle )`

This function close all modules in WM8962 to save power.

Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>handle</i> | WM8962 handle structure pointer. |
|---------------|----------------------------------|

### 59.9.5.3 `status_t WM8962_SetDataRoute ( wm8962_handle_t * handle, const wm8962_route_config_t * route )`

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules. Note: If a new route is set, the previous route would not work.

Parameters

|               |                             |
|---------------|-----------------------------|
| <i>handle</i> | WM8962 handle structure.    |
| <i>route</i>  | Audio data route in WM8962. |

### 59.9.5.4 `status_t WM8962_SetProtocol ( wm8962_handle_t * handle, wm8962_protocol_t protocol )`

WM8960 only supports I2S, left justified, right justified, PCM A, PCM B format.

## Parameters

|                 |                               |
|-----------------|-------------------------------|
| <i>handle</i>   | WM8960 handle structure.      |
| <i>protocol</i> | Audio data transfer protocol. |

#### 59.9.5.5 **status\_t WM8962\_SetModuleVolume ( wm8962\_handle\_t \* *handle*, wm8962\_module\_t *module*, uint32\_t *volume* )**

This function would set the volume of WM8962 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Module:kWM8962\_ModuleADC, volume range value: 0 is mute, 1-255 is -97db to 30db Module:kWM8962\_ModuleDAC, volume range value: 0 is mute, 1-255 is -127db to 0db Module:kWM8962\_ModuleHP, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db Module:kWM8962\_ModuleLineIn, volume range value: 0 - 0x3F is -17.25db to 30db Module:kWM8962\_ModuleSpeaker, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db

## Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>handle</i> | WM8962 handle structure.                                       |
| <i>module</i> | Module to set volume, it can be ADC, DAC, Headphone and so on. |
| <i>volume</i> | Volume value need to be set.                                   |

#### 59.9.5.6 **uint32\_t WM8962\_GetModuleVolume ( wm8962\_handle\_t \* *handle*, wm8962\_module\_t *module* )**

This function gets the volume of WM8962 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>handle</i> | WM8962 handle structure.                                       |
| <i>module</i> | Module to set volume, it can be ADC, DAC, Headphone and so on. |

## Returns

Volume value of the module.

#### 59.9.5.7 **status\_t WM8962\_SetModuleMute ( wm8962\_handle\_t \* *handle*, wm8962\_module\_t *module*, bool *isEnabled* )**

## Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>handle</i>    | WM8962 handle structure.          |
| <i>module</i>    | Modules need to be mute.          |
| <i>isEnabled</i> | Mute or unmute, 1 represent mute. |

**59.9.5.8** `status_t WM8962_SetModulePower ( wm8962_handle_t * handle,  
wm8962_module_t module, bool isEnabled )`

## Parameters

|                  |                            |
|------------------|----------------------------|
| <i>handle</i>    | WM8962 handle structure.   |
| <i>module</i>    | Module expected to enable. |
| <i>isEnabled</i> | Enable or disable moudles. |

**59.9.5.9** `status_t WM8962_ConfigDataFormat ( wm8962_handle_t * handle, uint32_t  
sysclk, uint32_t sample_rate, uint32_t bits )`

This function would configure the registers about the sample rate, bit depths.

## Parameters

|                    |                                                                                                                                           |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>      | WM8962 handle structure pointer.                                                                                                          |
| <i>sysclk</i>      | system clock of the codec which can be generated by MCLK or PLL output.                                                                   |
| <i>sample_rate</i> | Sample rate of audio file running in WM8962. WM8962 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate. |
| <i>bits</i>        | Bit depth of audio file (WM8962 only supports 16bit, 20bit, 24bit and 32 bit in HW).                                                      |

**59.9.5.10** `status_t WM8962_WriteReg ( wm8962_handle_t * handle, uint16_t reg, uint16_t  
val )`

## Parameters



|               |                                         |
|---------------|-----------------------------------------|
| <i>handle</i> | WM8962 handle structure.                |
| <i>reg</i>    | The register address in WM8962.         |
| <i>val</i>    | Value needs to write into the register. |

**59.9.5.11** `status_t WM8962_ReadReg ( wm8962_handle_t * handle, uint16_t reg, uint16_t * val )`

Parameters

|            |                                 |
|------------|---------------------------------|
| <i>reg</i> | The register address in WM8962. |
| <i>val</i> | Value written to.               |

**59.9.5.12** `status_t WM8962_ModifyReg ( wm8962_handle_t * handle, uint16_t reg, uint16_t mask, uint16_t val )`

Parameters

|               |                                                                                  |
|---------------|----------------------------------------------------------------------------------|
| <i>handle</i> | WM8962 handle structure.                                                         |
| <i>reg</i>    | The register address in WM8962.                                                  |
| <i>mask</i>   | The mask code for the bits want to write. The bit you want to write should be 0. |
| <i>val</i>    | Value needs to write into the register.                                          |

## 59.10 Serial\_port\_virtual

### 59.10.1 Overview

#### Data Structures

- struct [serial\\_port\\_virtual\\_config\\_t](#)  
*serial port usb config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_BLE\\_WU\\_HANDLE\\_SIZE](#) (24U)  
*serial port USB handle size*
- #define [SERIAL\\_PORT\\_VIRTUAL\\_HANDLE\\_SIZE](#) (40U)  
*serial port USB handle size*

#### Enumerations

- enum [serial\\_port\\_virtual\\_controller\\_index\\_t](#) {  
[kSerialManager\\_UsbVirtualControllerKhci0](#) = 0U,  
[kSerialManager\\_UsbVirtualControllerKhci1](#) = 1U,  
[kSerialManager\\_UsbVirtualControllerEhci0](#) = 2U,  
[kSerialManager\\_UsbVirtualControllerEhci1](#) = 3U,  
[kSerialManager\\_UsbVirtualControllerLpcIp3511Fs0](#) = 4U,  
[kSerialManager\\_UsbVirtualControllerLpcIp3511Fs1](#),  
[kSerialManager\\_UsbVirtualControllerLpcIp3511Hs0](#) = 6U,  
[kSerialManager\\_UsbVirtualControllerLpcIp3511Hs1](#),  
[kSerialManager\\_UsbVirtualControllerOhci0](#) = 8U,  
[kSerialManager\\_UsbVirtualControllerOhci1](#) = 9U,  
[kSerialManager\\_UsbVirtualControllerIp3516Hs0](#) = 10U,  
[kSerialManager\\_UsbVirtualControllerIp3516Hs1](#) = 11U }  
*USB controller ID.*

### 59.10.2 Data Structure Documentation

#### 59.10.2.1 struct serial\_port\_virtual\_config\_t

##### Data Fields

- [serial\\_port\\_virtual\\_controller\\_index\\_t controllerIndex](#)  
*controller index*

### 59.10.3 Enumeration Type Documentation

#### 59.10.3.1 enum serial\_port\_virtual\_controller\_index\_t

Enumerator

***kSerialManager\_UsbVirtualControllerKhci0*** KHCI 0U.

***kSerialManager\_UsbVirtualControllerKhci1*** KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerEhci0*** EHCI 0U.

***kSerialManager\_UsbVirtualControllerEhci1*** EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerLpcIp3511Fs0*** LPC USB IP3511 FS controller 0.

***kSerialManager\_UsbVirtualControllerLpcIp3511Fs1*** LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerLpcIp3511Hs0*** LPC USB IP3511 HS controller 0.

***kSerialManager\_UsbVirtualControllerLpcIp3511Hs1*** LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerOhci0*** OHCI 0U.

***kSerialManager\_UsbVirtualControllerOhci1*** OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerIp3516Hs0*** IP3516HS 0U.

***kSerialManager\_UsbVirtualControllerIp3516Hs1*** IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

## 59.11 Serial\_port\_rpmsg

### 59.11.1 Overview

#### Macros

- #define [SERIAL\\_PORT\\_RPMSG\\_HANDLE\\_SIZE](#) (HAL\_RPMSG\_HANDLE\_SIZE + 32U)  
*serial port uart handle size*

## 59.12 Serial\_port\_uart

### 59.12.1 Overview

#### Data Structures

- struct [serial\\_spi\\_master\\_config\\_t](#)  
*spi master user configure structure. [More...](#)*
- struct [serial\\_spi\\_slave\\_config\\_t](#)  
*spi slave user configure structure. [More...](#)*
- struct [serial\\_spi\\_transfer\\_t](#)  
*spi transfer structure [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_SPI\\_MASTER\\_HANDLE\\_SIZE](#) (HAL\_SPI\_MASTER\_HANDLE\_SIZE)  
*serial port uart handle size*
- #define [SERIAL\\_USE\\_CONFIGURE\\_STRUCTURE](#) (0U)  
*Enable or disable the configure structure pointer.*
- #define [SERIAL\\_PORT\\_UART\\_DMA\\_RECEIVE\\_DATA\\_LENGTH](#) (64U)  
*serial port uart handle size*
- #define [SERIAL\\_USE\\_CONFIGURE\\_STRUCTURE](#) (0U)  
*Enable or disable the configure structure pointer.*

#### Enumerations

- enum [serial\\_spi\\_clock\\_polarity\\_t](#) {  
  [kSerial\\_SpiClockPolarityActiveHigh](#) = 0x0U,  
  [kSerial\\_SpiClockPolarityActiveLow](#) }  
*spi clock polarity configuration.*
- enum [serial\\_spi\\_clock\\_phase\\_t](#) {  
  [kSerial\\_SpiClockPhaseFirstEdge](#) = 0x0U,  
  [kSerial\\_SpiClockPhaseSecondEdge](#) }  
*spi clock phase configuration.*
- enum [serial\\_spi\\_shift\\_direction\\_t](#) {  
  [kSerial\\_SpiMsbFirst](#) = 0x0U,  
  [kSerial\\_SpiLsbFirst](#) }  
*spi data shifter direction options.*
- enum [serial\\_port\\_uart\\_parity\\_mode\\_t](#) {  
  [kSerialManager\\_UartParityDisabled](#) = 0x0U,  
  [kSerialManager\\_UartParityEven](#) = 0x2U,  
  [kSerialManager\\_UartParityOdd](#) = 0x3U }  
*serial port uart parity mode*
- enum [serial\\_port\\_uart\\_stop\\_bit\\_count\\_t](#) {  
  [kSerialManager\\_UartOneStopBit](#) = 0U,

```
kSerialManager_UartTwoStopBit = 1U }
    serial port uart stop bit count
```

## 59.12.2 Data Structure Documentation

### 59.12.2.1 struct serial\_spi\_master\_config\_t

#### Data Fields

- uint32\_t [srcClock\\_Hz](#)  
*Clock source for spi in Hz.*
- uint32\_t [baudRate\\_Bps](#)  
*Baud Rate for spi in Hz.*
- [serial\\_spi\\_clock\\_polarity\\_t](#) [polarity](#)  
*Clock polarity.*
- [serial\\_spi\\_clock\\_phase\\_t](#) [phase](#)  
*Clock phase.*
- [serial\\_spi\\_shift\\_direction\\_t](#) [direction](#)  
*MSB or LSB.*
- uint8\_t [instance](#)  
*Instance of the spi.*
- bool [enableMaster](#)  
*Enable spi at initialization time.*
- uint32\_t [configFlags](#)  
*Transfer config Flags.*

### 59.12.2.2 struct serial\_spi\_slave\_config\_t

#### Data Fields

- [hal\\_spi\\_clock\\_polarity\\_t](#) [polarity](#)  
*Clock polarity.*
- [hal\\_spi\\_clock\\_phase\\_t](#) [phase](#)  
*Clock phase.*
- [hal\\_spi\\_shift\\_direction\\_t](#) [direction](#)  
*MSB or LSB.*
- uint8\_t [instance](#)  
*Instance of the spi.*
- bool [enableSlave](#)  
*Enable spi at initialization time.*
- uint32\_t [configFlags](#)  
*Transfer config Flags.*

### 59.12.2.3 struct serial\_spi\_transfer\_t

#### Data Fields

- uint8\_t \* **txData**  
*Send buffer.*
- uint8\_t \* **rxData**  
*Receive buffer.*
- size\_t **dataSize**  
*Transfer bytes.*
- uint32\_t **flags**  
*spi control flag.*

#### Field Documentation

(1) uint32\_t serial\_spi\_transfer\_t::flags

### 59.12.3 Enumeration Type Documentation

#### 59.12.3.1 enum serial\_spi\_clock\_polarity\_t

Enumerator

- kSerial\_SpiClockPolarityActiveHigh*** Active-high spi clock (idles low).  
***kSerial\_SpiClockPolarityActiveLow*** Active-low spi clock (idles high).

#### 59.12.3.2 enum serial\_spi\_clock\_phase\_t

Enumerator

- kSerial\_SpiClockPhaseFirstEdge*** First edge on SPCK occurs at the middle of the first cycle of a data transfer.  
***kSerial\_SpiClockPhaseSecondEdge*** First edge on SPCK occurs at the start of the first cycle of a data transfer.

#### 59.12.3.3 enum serial\_spi\_shift\_direction\_t

Enumerator

- kSerial\_SpiMsbFirst*** Data transfers start with most significant bit.  
***kSerial\_SpiLsbFirst*** Data transfers start with least significant bit.

#### 59.12.3.4 enum serial\_port\_uart\_parity\_mode\_t

Enumerator

- kSerialManager\_UartParityDisabled*** Parity disabled.

*kSerialManager\_UartParityEven* Parity even enabled.

*kSerialManager\_UartParityOdd* Parity odd enabled.

### 59.12.3.5 enum serial\_port\_uart\_stop\_bit\_count\_t

Enumerator

*kSerialManager\_UartOneStopBit* One stop bit.

*kSerialManager\_UartTwoStopBit* Two stop bits.



## 59.13 Serial\_port\_swo

### 59.13.1 Overview

#### Data Structures

- struct [serial\\_port\\_swo\\_config\\_t](#)  
*serial port swo config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_SWO\\_HANDLE\\_SIZE](#) (12U)  
*serial port swo handle size*

#### Enumerations

- enum [serial\\_port\\_swo\\_protocol\\_t](#) {  
    [kSerialManager\\_SwoProtocolManchester](#) = 1U,  
    [kSerialManager\\_SwoProtocolNrz](#) = 2U }  
*serial port swo protocol*

### 59.13.2 Data Structure Documentation

#### 59.13.2.1 struct serial\_port\_swo\_config\_t

##### Data Fields

- uint32\_t [clockRate](#)  
*clock rate*
- uint32\_t [baudRate](#)  
*baud rate*
- uint32\_t [port](#)  
*Port used to transfer data.*
- [serial\\_port\\_swo\\_protocol\\_t](#) [protocol](#)  
*SWO protocol.*

### 59.13.3 Enumeration Type Documentation

#### 59.13.3.1 enum serial\_port\_swo\_protocol\_t

##### Enumerator

***kSerialManager\_SwoProtocolManchester*** SWO Manchester protocol.  
***kSerialManager\_SwoProtocolNrz*** SWO UART/NRZ protocol.

## 59.14 Serial\_port\_usb

### 59.14.1 Overview

#### Data Structures

- struct [serial\\_port\\_usb\\_cdc\\_config\\_t](#)  
*serial port usb config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_USB\\_CDC\\_HANDLE\\_SIZE](#) (72U)  
*serial port usb handle size*
- #define [USB\\_DEVICE\\_INTERRUPT\\_PRIORITY](#) (3U)  
*USB interrupt priority.*

#### Enumerations

- enum [serial\\_port\\_usb\\_cdc\\_controller\\_index\\_t](#) {  
[kSerialManager\\_UsbControllerKhci0](#) = 0U,  
[kSerialManager\\_UsbControllerKhci1](#) = 1U,  
[kSerialManager\\_UsbControllerEhci0](#) = 2U,  
[kSerialManager\\_UsbControllerEhci1](#) = 3U,  
[kSerialManager\\_UsbControllerLpcIp3511Fs0](#) = 4U,  
[kSerialManager\\_UsbControllerLpcIp3511Fs1](#) = 5U,  
[kSerialManager\\_UsbControllerLpcIp3511Hs0](#) = 6U,  
[kSerialManager\\_UsbControllerLpcIp3511Hs1](#) = 7U,  
[kSerialManager\\_UsbControllerOhci0](#) = 8U,  
[kSerialManager\\_UsbControllerOhci1](#) = 9U,  
[kSerialManager\\_UsbControllerIp3516Hs0](#) = 10U,  
[kSerialManager\\_UsbControllerIp3516Hs1](#) = 11U }  
*USB controller ID.*

### 59.14.2 Data Structure Documentation

#### 59.14.2.1 struct serial\_port\_usb\_cdc\_config\_t

##### Data Fields

- [serial\\_port\\_usb\\_cdc\\_controller\\_index\\_t controllerIndex](#)  
*controller index*

### 59.14.3 Enumeration Type Documentation

#### 59.14.3.1 enum serial\_port\_usb\_cdc\_controller\_index\_t

Enumerator

***kSerialManager\_UsbControllerKhci0*** KHCI 0U.

***kSerialManager\_UsbControllerKhci1*** KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerEhci0*** EHCI 0U.

***kSerialManager\_UsbControllerEhci1*** EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerLpcIp3511Fs0*** LPC USB IP3511 FS controller 0.

***kSerialManager\_UsbControllerLpcIp3511Fs1*** LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerLpcIp3511Hs0*** LPC USB IP3511 HS controller 0.

***kSerialManager\_UsbControllerLpcIp3511Hs1*** LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerOhci0*** OHCI 0U.

***kSerialManager\_UsbControllerOhci1*** OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerIp3516Hs0*** IP3516HS 0U.

***kSerialManager\_UsbControllerIp3516Hs1*** IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

## Chapter 60

# Data Structure Documentation

### 60.0.4 nxpTfaIntegratorFilter\_t Struct Reference

```
#include <tfa9xxx_parameters.h>
```

#### Data Fields

- nxpTfaBiquad\_t [biquad](#)
- uint8\_t [type](#)
- float [cutOffFreq](#)
- float [samplingFreq](#)
- float [leakage](#)

#### 60.0.4.1 Detailed Description

Integrator filter input definitions

#### 60.0.4.2 Field Documentation

##### 60.0.4.2.1 nxpTfaBiquad\_t nxpTfaIntegratorFilter\_t::biquad

Output results fixed point coeffs

##### 60.0.4.2.2 uint8\_t nxpTfaIntegratorFilter\_t::type

Butterworth filter type: high or low pass

##### 60.0.4.2.3 float nxpTfaIntegratorFilter\_t::cutOffFreq

cut off frequency in Hertz; range: [100.0 4000.0]

##### 60.0.4.2.4 float nxpTfaIntegratorFilter\_t::samplingFreq

sampling frequency in Hertz

#### 60.0.4.2.5 float nxpTfaIntegratorFilter\_t::leakage

leakage factor; range [0.0 1.0]

### 60.0.5 tfa9xxx\_device\_t Struct Reference

tfa9xxx device

```
#include <tfa2_dev.h>
```

#### Data Fields

- int [dev\\_idx](#)
- int [buffer\\_size](#)
- short [slave\\_address](#)
- uint16\_t [rev](#)
- int [need\\_hw\\_init](#)
- int [need\\_cf\\_init](#)
- int [need\\_sb\\_config](#)
- enum tfa\_hb\_role [need\\_hb\\_config](#)
- int [sw\\_feature\\_bits](#) [2]
- int [hw\\_feature\\_bits](#)
- int [profile](#)
- int [vstep](#)
- enum tfa9xxx\_DAI [daimap](#)
- int [tfadsp\\_event](#)
- int [verbose](#)
- enum tfa\_state [state](#)
- struct nxpTfaContainer \* [cnt](#)
- int [partial\\_enable](#)
- void \* [data](#)
- int [convert\\_dsp32](#)
- int [is\\_probus\\_device](#)
- int [is\\_extern\\_dsp\\_device](#)
- int(\* [tfa\\_init](#))(struct tfa2\_device \*tfa)
- uint16\_t [bf\\_clks](#)
- uint16\_t [bf\\_manstate](#)
- uint16\_t [bf\\_manaoosc](#)
- uint16\_t [bf\\_noclk](#)
- uint16\_t [bf\\_mtpb](#)
- uint16\_t [bf\\_swprofil](#)
- uint16\_t [bf\\_svwstep](#)
- uint16\_t [bf\\_openmtp](#)
- uint16\_t [bf\\_lpm1mode](#)
- uint16\_t [bf\\_r25c](#)
- uint16\_t [status\\_mask](#) [4]
- uint16\_t [status\\_err](#) [4]
- struct haptic\_data [hap\\_data](#)

### 60.0.5.1 Detailed Description

This is the main tfa device context structure, it will carry all information that is needed to handle a single I2C device instance. All functions dealing with the device will need access to the fields herein.

### 60.0.5.2 Field Documentation

#### 60.0.5.2.1 int tfa9xxx\_device\_t::dev\_idx

device container index

#### 60.0.5.2.2 int tfa9xxx\_device\_t::buffer\_size

lowest level max buffer size

#### 60.0.5.2.3 short tfa9xxx\_device\_t::slave\_address

I2C slave address (not shifted)

#### 60.0.5.2.4 uint16\_t tfa9xxx\_device\_t::rev

full revid of this device

#### 60.0.5.2.5 int tfa9xxx\_device\_t::need\_hw\_init

hardware parameters not initialized

#### 60.0.5.2.6 int tfa9xxx\_device\_t::need\_cf\_init

CoolFlux not configured/patched

#### 60.0.5.2.7 int tfa9xxx\_device\_t::need\_sb\_config

SB firmware parameters not configured

#### 60.0.5.2.8 enum tfa\_hb\_role tfa9xxx\_device\_t::need\_hb\_config

HB firmware parameters needed

#### **60.0.5.2.9 int tfa9xxx\_device\_t::sw\_feature\_bits[2]**

cached copy of sw feature bits

#### **60.0.5.2.10 int tfa9xxx\_device\_t::hw\_feature\_bits**

cached copy of hw feature bits

#### **60.0.5.2.11 int tfa9xxx\_device\_t::profile**

active profile

#### **60.0.5.2.12 int tfa9xxx\_device\_t::vstep**

active vstep

#### **60.0.5.2.13 enum tfa9xxx\_DAI tfa9xxx\_device\_t::daimap**

supported audio interface types

#### **60.0.5.2.14 int tfa9xxx\_device\_t::tfadsp\_event**

enum tfadsp\_event\_en is for external registry

#### **60.0.5.2.15 int tfa9xxx\_device\_t::verbose**

verbosity level for debug print output

#### **60.0.5.2.16 enum tfa\_state tfa9xxx\_device\_t::state**

last known state or-ed with optional state\_modifier

#### **60.0.5.2.17 struct nxpTfaContainer\* tfa9xxx\_device\_t::cnt**

the loaded container file

#### **60.0.5.2.18 int tfa9xxx\_device\_t::partial\_enable**

enable partial updates

#### **60.0.5.2.19 void\* tfa9xxx\_device\_t::data**

typically pointing to Linux driver structure owning this device

#### **60.0.5.2.20 int tfa9xxx\_device\_t::convert\_dsp32**

convert 24 bit DSP messages to 32 bit

#### **60.0.5.2.21 int tfa9xxx\_device\_t::is\_probus\_device**

probus device: device without internal DSP

#### **60.0.5.2.22 int tfa9xxx\_device\_t::is\_extern\_dsp\_device**

external (non Coolflux) DSP device

#### **60.0.5.2.23 int(\* tfa9xxx\_device\_t::tfa\_init)(struct tfa2\_device \*tfa)**

init for POR fixes like loading optimal settings

#### **60.0.5.2.24 uint16\_t tfa9xxx\_device\_t::bf\_clks**

TFA9XXX\_BF\_CLKS Clocks stable for overload

#### **60.0.5.2.25 uint16\_t tfa9xxx\_device\_t::bf\_manstate**

TFA9XXX\_BF\_MANSTATE Device Manager status for overload

#### **60.0.5.2.26 uint16\_t tfa9xxx\_device\_t::bf\_manaoosc**

TFA9XXX\_BF\_MANAOOSC overload

#### **60.0.5.2.27 uint16\_t tfa9xxx\_device\_t::bf\_noclk**

TFA9XXX\_BF\_NOCLK overload

#### **60.0.5.2.28 uint16\_t tfa9xxx\_device\_t::bf\_mtpb**

TFA9XXX\_BF\_MTPB overload



#### **60.0.5.2.29 uint16\_t tfa9xxx\_device\_t::bf\_swprofil**

TFA9XXX\_BF\_SWPROFIL overload

#### **60.0.5.2.30 uint16\_t tfa9xxx\_device\_t::bf\_svwstep**

TFA9XXX\_BF\_SWVSTEP overload

#### **60.0.5.2.31 uint16\_t tfa9xxx\_device\_t::bf\_openmtp**

TFA9XXX\_BF\_OPENMTP overload

#### **60.0.5.2.32 uint16\_t tfa9xxx\_device\_t::bf\_lpm1mode**

TFA9XXX\_BF\_LPM1MODE overload

#### **60.0.5.2.33 uint16\_t tfa9xxx\_device\_t::bf\_r25c**

TFA9XXX\_BF\_R25C overload

#### **60.0.5.2.34 uint16\_t tfa9xxx\_device\_t::status\_mask[4]**

status masks for tfa2\_dev\_status()

#### **60.0.5.2.35 uint16\_t tfa9xxx\_device\_t::status\_err[4]**

error status for tfa2\_dev\_status()

#### **60.0.5.2.36 struct haptic\_data tfa9xxx\_device\_t::hap\_data**

haptic specific data

**How to Reach Us:****Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

