

LID2509 Vivaldi Antenna

Rev. 0.1 — 17 March 2023

User manual
PUBLIC

Document information

Information	Content
Keywords	UWB, antenna, radar
Abstract	This document presents the simulation results of the LID2509 Vivaldi antenna.




Revision history

Rev	Date	Description
v.1	17.03.2023	Initial version

1 Introduction

The LID2509 is a linearly polarized Vivaldi antenna covering the frequency range from 3.5 GHz to 9 GHz. Therefore, it is suited to operate on most UWB channels. With a gain around 6 dBi the LID2509 is a directional antenna and was designed for UWB Radar measurements, but can also be used for UWB Ranging or any other radio technology operating in its bandwidth. The antenna features landing pads for an edge mounted SMA connector for the transition to a microstrip line. The parameters of the antenna were chosen in a way to provide a compromise between antenna size, gain and bandwidth.

The data in this user manual is derived from EM simulations only. Nevertheless, reference measurements were performed with manufactured antennas and the results match well with simulation data. Measurements showed that real antennas can have slightly reduced gain and return loss compared to simulations.



2 PCB Layout and Stackup




Figure 2. PCB top view.




Figure 3. PCB bottom view.










Board Stack Report					
Stack Up		Layer Stack			
Layer	Board Layer Stack	Name	Material	Thickness	Constant
1		Top Paste			
2		Top Overlay			
3		Top Solder	Solder Resist	0,010mm	3,5
4		Top Layer	Copper	0,035mm	
5		Dielectric 1	NPG-170	1,710mm	4,2
6		Bottom Layer	Copper	0,035mm	
7		Bottom Solder	Solder Resist	0,010mm	3,5
8		Bottom Overlay			
9		Bottom Paste			
Height : 1,800mm					

Figure 4. PCB example stackup. Any dielectric with similar RF properties may be used.

3 Specifications

3.1 Overview

Table 1. Antenna Parameter Overview

Frequency	3.5 GHz to 9.0 GHz
Connector Type	SMA Jack
VSWR	< 1.5
Return Loss	> 13 dB
Polarization	linear, horizontal
Gain	4 dBi to 7 dBi
Radiation Efficiency	73% to 88%
Size	77.25 mm x 63 mm x 1.8 mm
PCB Laminate	NPG-170 or equivalent

3.2 Return Loss and VSWR






Figure 5. Return Loss and VSWR

3.3 Gain

3.3.1 Peak Gain



3.3.2 Gain Polar Plots






Figure 8. Gain plot of XZ plane for 6.5 GHz.




Figure 9. Gain plot of YZ plane for 6.5 GHz.




Figure 10. Gain plot of XY plane for 8 GHz.






Figure 11. Gain plot of XZ plane for 8 GHz.



3.3.3 3D Gain






Figure 14. 3D gain pattern for 8 GHz.

3.3.4 Gain Contour Plots

The spherical coordinate system used for the contour plots in this section is as in ISO 80000-2:2019. The polar angle theta starting with 0° from the Z-axis towards the XY plane and the azimuthal angle phi starting with 0° from the X-axis towards the Y-axis.






Figure 15. Contour plot of gain at 6.5 GHz.



3.4 Front to Back Ratio



3.5 Radiation Efficiency




Figure 18. Radiation efficiency over frequency.

4 Legal information

4.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

4.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

4.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1. Antenna Parameter Overview 7

Figures

Fig. 1.	LID2509 perspective view	3	Fig. 10.	Gain plot of XY plane for 8 GHz.	10
Fig. 2.	PCB top view.	4	Fig. 11.	Gain plot of XZ plane for 8 GHz.	10
Fig. 3.	PCB bottom view.	5	Fig. 12.	Gain plot of YZ plane for 8 GHz.	11
Fig. 4.	PCB example stackup. Any dielectric with similar RF properties may be used.	6	Fig. 13.	3D gain pattern for 6.5 GHz.	11
Fig. 5.	Return Loss and VSWR	7	Fig. 14.	3D gain pattern for 8 GHz.	12
Fig. 6.	Peak gain over frequency.	8	Fig. 15.	Contour plot of gain at 6.5 GHz.	12
Fig. 7.	Gain plot of XY plane for 6.5 GHz.	8	Fig. 16.	Contour plot of gain at 8 GHz.	13
Fig. 8.	Gain plot of XZ plane for 6.5 GHz.	9	Fig. 17.	Front to back ratio.	13
Fig. 9.	Gain plot of YZ plane for 6.5 GHz.	9	Fig. 18.	Radiation efficiency over frequency.	14

Contents

1	Introduction	3
2	PCB Layout and Stackup	4
3	Specifications	7
3.1	Overview	7
3.2	Return Loss and VSWR	7
3.3	Gain	8
3.3.1	Peak Gain	8
3.3.2	Gain Polar Plots	8
3.3.3	3D Gain	11
3.3.4	Gain Contour Plots	12
3.4	Front to Back Ratio	13
3.5	Radiation Efficiency	14
4	Legal information	15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.
