

MPC8569E Instruction RAM Microcode Package Release 169

General

This release note reflects differences between the *QUICC Engine™ Block Reference Manual with Protocol Interworking*, QEIWRM Rev. 2, and the features which are available for this device using the provided microcode Instruction RAM (IRAM) packages. The following release note reveals any exceptions to the features which are specified in this release of the specification. The notes also describe any addition to the specification or any missing functionality in comparison to the specification.

The user should follow tightly the instructions specified in the QE_Ucode_Loader file provided in the package in relation to the header files containing the code. These instructions assure proper operation and activation of the right features in the code.

Refer to the *QUICC Engine Microcode Errata* for all known issues related to this and other microcode packages.

This package includes the following core blocks: ATM (AAL0, AAL1, AAL2, AAL5), Ethernet (10/100/1000), Plain PPP, ML/MC PPP, PPP MUX, channelized HDLC, transparent, or SS7 protocols, CES, IMA, POS, IP fragmentation, Virtual Port, Burst Tolerance, IP/UDP Header Compression, IP Security, Longest Prefix Match, L2 switch, SPI, HDLC, USB, ESS7, UART, BISYNC, QMC, Serial ATM, and all interworking features. Features of these core blocks that are not supported in this package are described in [Table 3](#).

Availability

The package is currently available for the following devices.

Table 1. Package Availability by Device

Device	Loader file name (.h)
MPC8569 rev 1.0	8569_IRAM_mpc8569_r1.0.h

Package content

The tables below designate the content of this package. The baseline is the *QUICC Engine™ Block Reference Manual with Protocol Interworking*, QEIWRM Rev. 2. The tables below show additional features and features which are not supported. For the specification of additional features, which are not described in the *QUICC Engine™ Block Reference Manual with Protocol Interworking*, QEIWRM Rev. 2, please contact Freescale support. Contact information may be found at www.freescale.com.

Table 2. New Features (Which are Not Described in QEIWRM Rev. 2)

Feature	Comments
DF bit checking while interworking to Ethernet with IP fragmentation	IP frames with DF bit set on IP header, which violates the MTU configured on Ethernet Tx, will be treated as unrecognized frames and will be dropped according to interworking rules.
Header compression of IP header only (IPOnlyHC).	New functionality of header compression for IP header only was added.
IP Security (IPSec)	New functionality of IP Security Encryption and Decryption.
Burst Tolerance (BT)	New functionality of Burst Tolerance to support Burst traffic on Ethernet receive port (UCC).
CPU Destination Swap Queues	New functionality of CPU Destination Swap queues.
Virtual Port Thread Pool	New functionality enables the Virtual Port to select a thread from a pool. This feature improves performance.
New Hash LookUp Set Description	New improved Hash LookUp Set Description.
Destination Port Queue Select	New functionality that enables selection of a queue based on the VPri of the first VLAN tag or of the VPri of the second VLAN tag, or of the IP TOS field. This feature support is only for Ethernet Receive Port.

Table 3. Removed Features (Described in QEIWRM Rev. 2 but Not Supported)

Feature	Comments	QEIWRM Rev. 2
IP Reassembly 2 Fragments	This feature is not supported and will be replaced in future releases with IP Reassembly FULL.	
Hash LookUp Set Description	The hash lookup set description is changed (see in Table 3).	
ATM MSP	ATM MSP	

Revision History

Table 4. Revision History for Release 169

Release Date: Dec. 1, 2009 Revision Register Number: 0xB690_0169	
New Features	IP Security (IPSec). New functionality of IP Security Encryption and Decryption.
	Burst Tolerance (BT). New functionality of Burst Tolerance to support Burst traffic on the Ethernet receive port (UCC).
	CPU Destination Swap Queues. New functionality of CPU Destination Swap queues.
	Virtual Port Thread Pool. New functionality enables the Virtual Port to select a thread from a pool. This feature improves performance.
	New Hash LookUp Set Description. Improved hash lookup set description.
	Destination Port Queue Select. New functionality that enables selection of a queue based on the VPri of the first VLAN tag or of the VPri of the second VLAN tag, or of the IP TOS field. This feature support is only for the Ethernet Receive Port.
Removed Features	IP Reassembly 2 Fragments. This feature is not supported and will be replaced in future releases with IP Reassembly FULL.
	Hash LookUp Set Description. The hash lookup set description is changed (see in Table 3).
	ATM MSP.
Bug Fixes	Policer does not work correctly when Copy to CPU feature is enabled in IW. This issue happens when CPU busy condition occurs for Copy to CPU frames.
	Interworking connection statistics TCI counters are not working correctly.
	OCT and SUERM / EIM interrupts may not be issued in certain cases
	AAL5 frame based with GBR IW AVCON/AVCF might not work.
	AAL5 Auto-VC-Off with GBR may abort legal frames.
	Reset SU fil host command (MCC SS7) is not functional in MPC8569 device.

Table 5. Revision History for Release 166

Release Date: Sept. 21, 2009 Revision Register Number: 0xB690_0166	
New Features	DF bit checking while interworking to Ethernet with IP fragmentation. IP frames with DF bit set on IP header, which violates the MTU configured on Ethernet Tx, will be treated as unrecognized frames and will be dropped according to interworking rules.
	Header compression of IP header only (IPOnlyHC). New functionality of header compression for IP header only was added.
Removed Features	None
Bug Fixes	ATM AAL5/AAL2 Interworking Rx Thread management and synchronization mechanism might fail under heavy traffic load conditions. This can lead to MURAM corruption, packet loss, loss of buffers from the buffer pool and/or thread halt.
	POS-MPHY Tx Error Automatic recovery mode (EAR) is not functional.
	Corrupted bus attributes for External Indexed Table Lookup PCD may lead to wrong behavior on the bus.
	Bus Mode Register corruption on Ethernet Tx operating as Interworking destination. When data is interworked to Ethernet Tx after being altered by Header Manipulation Trailer Removal function, wrong BMR value can be used for DMA transactions which can lead to SDMA exception or loss of coherency between QUICC Engine and CPU.
	Bus Mode Register corruption in Fast Swap mode of Virtual Port. When Virtual Port queues operate in Fast Swap mode, wrong BMR value is used for DMA transactions which can lead to SDMA exception or loss of coherency between QUICC Engine and CPU.
	Possible race condition for ATM transmit command. Valid channels might be deleted from the APC.
	When enqueue busy or FBP busy conditions are encountered on Ethernet Interworking Rx and associated interrupts are unmasked, SDMA exception can occur on Ethernet Rx thread SNUMs leading to Ethernet Rx hang condition. Loss of coherency between QUICC Engine and CPU can occur due to the same issue.
L2 switch TCBDs may not function properly. Bus Mode Register may not be loaded when using TCBDs.	

Table 6. Revision History for Release 158

Release Date: Jun 29, 2009 Revision Register Number: 0xB690_0158	
New Features	None
Removed Features	None
Bug Fixes	Initial public release

How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc., 2009. All rights reserved.

